Memory addressing arrangement

Boots – shoes – and leggings

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

G06F 1300

Patent

active

049640372

ABSTRACT:
A memory address controller addresses two memories and selectively modifies an address before it is applied to the addressing input of one of the two memories. A bit of the address is used to indicate to the controller if the address is to be modified. The same address is applied unchanged to the addressing input of the other of the two memories by the memory address controller. In this manner the addressing range is expanded.

REFERENCES:
patent: 4366539 (1982-12-01), Johnson et al.
patent: 4438493 (1984-03-01), Cushing et al.
patent: 4559620 (1985-12-01), Blair
patent: 4621320 (1986-11-01), Holste et al.
patent: 4724518 (1988-02-01), Steps

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Memory addressing arrangement does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory addressing arrangement, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory addressing arrangement will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-854580

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.