Memory addressing apparatus and method

Details Memory addressing apparatus and method Memory addressing apparatus and method

1976-07-28

1978-03-21

Tubbesing, T.H.

Communications: radio wave antennas

Antennas

Balanced doublet - centerfed

364900, G01S 744

Patent

active

040805999

ABSTRACT:
An improved corner turn memory addressing system and method for radar wherein digital data corresponding to the reflected value of each radar pulse for successive range gates is written in sequence, and such digital data for each range gate for succesive radar pulses is read out, in sequence, is disclosed. As each data item is read out of a selected address of a memory, a new received data item is written into the same address. A single data value is summed with each previous address to determine the subsequent address for each data item of a single radar "look". A repetitive series of different data values is used for successive radar "looks". When the sum of the added value and the previous address equals or exceeds the total number of data items for each "look", such sum has subtracted therefrom a data value corresponding to (N .times. M - 1) to determine the next address, where N is the number of range gates and M is the number of radar pulses for each radar "look".

REFERENCES:
patent: 3633173 (1972-01-01), Edge

Affiliated with

Also associated with

Rating

Memory addressing apparatus and method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory addressing apparatus and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory addressing apparatus and method will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-572581