1980-12-24
1983-01-25
Atkinson, Charles E.
Excavating
324 73R, 371 21, 371 25, G01R 3128, G11C 2900
Patent
active
043707467
ABSTRACT:
A testing apparatus, having an address generator for providing address signals to a test device and to a reference device, is provided with a programmable mask for passing only selected least significant X and Y address bits to the reference device.
REFERENCES:
patent: 3032191 (1962-05-01), Clukey
patent: 3351915 (1967-11-01), Fought et al.
patent: 3544777 (1970-12-01), Winkler
patent: 3614608 (1969-05-01), Giedd et al.
patent: 3636443 (1972-01-01), Singh et al.
patent: 3657527 (1972-04-01), Kassabgi et al.
patent: 3846759 (1974-11-01), Drake et al.
patent: 3873818 (1975-03-01), Barnard
patent: 3982229 (1976-09-01), Rouse et al.
patent: 4300234 (1981-11-01), Maruyama et al.
Sellers, Jr. et al., Error Detecting Logic for Digital Computers, McGraw-Hill Book Co., 1968, pp. 207-211.
Jones Robert E.
Wood Donald H.
Atkinson Charles E.
International Business Machines - Corporation
LandOfFree
Memory address selector does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Memory address selector, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory address selector will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1627804