Memory address permutation apparatus

Details Memory address permutation apparatus Memory address permutation apparatus

1982-09-30

1985-03-19

Smith, Jerry

Excavating

371 10, 371 13, 364900, G06F 1110, G11C 2900

Patent

active

045063648

ABSTRACT:
Swapping of bits between different words of a memory is accomplished by a single permutation means. The single permutation means generates actual address bits for all the bit positions in a memory word. These actual address bits are in a local store. Each time a memory word is accessing the locations of the bits are substituted for logical address bits and fed to the decoders of the different bit positions in the memory word being accessed.

REFERENCES:
patent: 3644902 (1972-02-01), Beausoleil
patent: 3781826 (1973-12-01), Beausoleil
patent: 3812336 (1974-05-01), Bossen et al.
patent: 3897626 (1975-08-01), Beausoleil
patent: 3983537 (1976-09-01), Parsons et al.
patent: 3995261 (1976-10-01), Goldberg
patent: 4028539 (1977-06-01), Jacobs
patent: 4051460 (1977-09-01), Yamada et al.
patent: 4335458 (1982-06-01), Krol
patent: 4394763 (1983-07-01), Nagano et al.
patent: 4430727 (1984-02-01), Moore et al.
patent: 4450559 (1984-05-01), Bond et al.
patent: 4453251 (1984-06-01), Osman

Affiliated with

Also associated with

Rating

Memory address permutation apparatus does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory address permutation apparatus, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory address permutation apparatus will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-756738