Memory access device for accessing memory cell array diagonally

Details Memory access device for accessing memory cell array diagonally Memory access device for accessing memory cell array diagonally

1991-04-09

1993-05-25

Sikes, William L.

Static information storage and retrieval

Addressing

Counting

365233, 36523009, G11C 800

Patent

active

052146111

ABSTRACT:
A memory cell array stores data in its row and column directions. A counter counts clock signal pulses, represents the counted value by using binary system, and outputs, as the column address, values occupying predetermined lower bit positions, while supplying values occupying predetermined upper and lower bit positions into an adder circuit. The adder circuit processes the values supplied, and outputs, as the row address, the values thus processed, so that the memory cell array is accessed diagonally.

REFERENCES:
patent: 4747080 (1988-05-01), Yamada
patent: 5105425 (1992-04-01), Brewer
patent: 5111434 (1992-05-01), Cho

Affiliated with

Also associated with

Rating

Memory access device for accessing memory cell array diagonally does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Memory access device for accessing memory cell array diagonally, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory access device for accessing memory cell array diagonally will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-903114