Computer graphics processing and selective visual display system – Computer graphic processing system – Plural graphics processors
Patent
1998-06-30
2000-12-19
Chauhan, Ulka J.
Computer graphics processing and selective visual display system
Computer graphic processing system
Plural graphics processors
345513, 382262, 708304, G06F 1580, G06F 1710
Patent
active
061633240
ABSTRACT:
A method of finding median values from different sets of values includes a step of forming a plurality of bit registers. Each bit register has bit groups corresponding respectively to the different sets of values, and each bit group has bit positions corresponding respectively to different individual ones of the values of the corresponding set. Bits in different bit registers at bit positions corresponding to a particular one of the given values indicate the truth or falsity of different possible relationships between the particular given value and other individual ones of the given values in the same set. The method includes a further step of logically ANDing different combinations of the bit registers to form a plurality of parallel condition registers having bit positions corresponding respectively to different individual ones of the given values of the different sets. The parallel condition registers are evaluated to determine the median values of the different sets--a true value at any particular bit position in any of the parallel condition registers indicates that the given value corresponding to that particular bit position is the median value of its set. The data structures employed in the above steps are particularly well adapted to single-instruction multiple data (SIMD) operations, which produce efficiencies based on parallel processing.
REFERENCES:
patent: 5408675 (1995-04-01), Florentino et al.
patent: 5532948 (1996-07-01), Kohno et al.
patent: 5862064 (1999-01-01), Bae et al.
patent: 5900006 (1999-05-01), Yoon
patent: 6058405 (2000-05-01), Kolte et al.
patent: 6058473 (2000-05-01), Guttag et al.
P. Hsieh et al., "An Area-Efficient Median Filtering IC for Image/Video Applications", IEEE Transaction of Consumer Electronics, vol. 39, No. 3, Aug. 1993, pp. 504-509.
P. Kolte et al., "A Fast Median Filter Using AltiVec", International Conference on Computer Design (ICCD'99), 1999, pp. 384-391.
Chauhan Ulka J.
Microsoft Corporation
LandOfFree
Median calculation using SIMD operations does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Median calculation using SIMD operations, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Median calculation using SIMD operations will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-274919