Data processing: software development – installation – and managem – Software program development tool – Translation of code
Reexamination Certificate
2004-12-30
2010-10-05
Dam, Tuan Q (Department: 2192)
Data processing: software development, installation, and managem
Software program development tool
Translation of code
C717S134000, C717S151000, C712S203000, C712S235000, C718S100000, C718S107000, C718S108000
Reexamination Certificate
active
07810083
ABSTRACT:
Method, apparatus and system embodiments to provide user-level creation, control and synchronization of OS-invisible “shreds” of execution via an abstraction layer for a system that includes one or more sequencers that are sequestered from operating system control. For at least one embodiment, the abstraction layer provides sequestration logic, proxy execution logic, transition detection and shred suspension logic, and sequencer arithmetic logic. Other embodiments are also described and claimed.
REFERENCES:
patent: 6006320 (1999-12-01), Parady et al.
patent: 6349363 (2002-02-01), Cai et al.
patent: 6769122 (2004-07-01), Daudel
patent: 2002/0013803 (2002-01-01), King et al.
patent: 2002/0194458 (2002-12-01), Soni
patent: 2003/0191730 (2003-10-01), Adkins et al.
patent: 2004/0107421 (2004-06-01), VoBa et al.
patent: 2004/0215939 (2004-10-01), Armstrong et al.
patent: 2005/0086547 (2005-04-01), Kobayashi et al.
patent: 2005/0125791 (2005-06-01), Welbon et al.
patent: 2005/0125802 (2005-06-01), Wang et al.
patent: 2005/0138333 (2005-06-01), Samra
patent: 2005/0198635 (2005-09-01), Olszewski et al.
patent: 2005/0223199 (2005-10-01), Grochowski et al.
patent: 2005/0251662 (2005-11-01), Samra
patent: 2006/0064695 (2006-03-01), Burns et al.
patent: 2006/0069936 (2006-03-01), Lint et al.
patent: 2006/0130062 (2006-06-01), Burdick et al.
patent: WO 2006/074059 (2006-07-01), None
Sasada K. et al—2003 PDPTA—Implementation and Evaluation of a Thread Library for Multithreaded Architecture—pp. 609-615, vol. 2.
Sato M. et al—2003 PDPTA—A Process and Thread Management of HTE Operating System “Future” for on Chip Multithreaded Architecture—pp. 1669-1675, vol. 4.
International Search Report for Patent Application PCT/US2005/047408, mailed on Jul. 26, 2006, 20 pages.
Office Action mailed for Chinese Patent Application No. 200580045750.X, dated Dec. 19, 2008, pp. 4 and English translation of 2 pages.
PCT, International Preliminary Report On Patentability (Chapter I of the Cooperation Treaty), Application No. PCT/US2005/047408, dated Jul. 26, 2007.
European Patent Office, First Office Action, Application No. 05 855 899.0-2211, dated Nov. 5, 2007.
Second Office Action Received for Chinese Patent Application No. 200580045750.X mailed on Feb. 5, 2010; 9 pages including English Translation.
Office Action Received for Japanese Patent Application No. 2007-549638, mailed May 11, 2010; 8 pages including English Translation.
Koichi Sasada et al., “Implementation and Evaluation of a Thread Library for Multithreaded Architecture”, Proceedings of the Symposium on Advanced Computing System and Infrastructures (SACSIS) 2003, Information Processing Society of Japan (IPSJ), May 28, 2003, vol. 2003, No. 8, pp. 13-20 (National Academic Institution Article 2004-01704-002), 11 pages total, including English Abstract.
Mikiko Sato et al., “Process Management of the Operating System “Future” for On Chip Multithreaded Architecture”, Proceedings of Computer System Symposium, Japan, Information Processing Society of Japan, Dec. 11, 2003, vol. 2003, No. 20, pp. 61-70 (National Academic Institution Article 2004-01968-007), 13 pages total, including English Abstract.
Takao Moriyama et al., “A Multiprocessor Resource Management Scheme which Considers Program Grain Size”, IPSJ Research Report, Information Processing Society of Japan (IPSJ), Jul. 18, 1990, vol. 90, No. 60, pp. 103-108 (National Academic Institution Article 2000-00160-017), 9 pages total, including English Abstract.
Aggarwal Anil
Bigbee Bryant
Chinya Gautham N.
Diep Trung
Hankins Richard A.
Caven & Aghevli LLC
Dam Tuan Q
Intel Corporation
Tecklu Isaac T
LandOfFree
Mechanism to emulate user-level multithreading on an... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Mechanism to emulate user-level multithreading on an..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Mechanism to emulate user-level multithreading on an... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4189803