Patent
1995-05-08
1997-01-21
Sheikh, Ayaz R.
395653, G06F 1300
Patent
active
055967558
ABSTRACT:
An interrupt handler may be run in multiple processor modes on a data processing system having a processor for executing instructions and a memory for storing information. The sharing of interrupt handler code across multiple processor modes minimizes the switching between processor modes during the handling of interrupts. The mode in which the interrupt handler executes is dictated by the current processor mode. The indicator of the current processor mode directs the interrupt handler to use information that is appropriate for the current processor mode.
REFERENCES:
patent: 4779187 (1988-10-01), Letwin
patent: 4878031 (1988-11-01), Karger et al.
patent: 4928237 (1990-05-01), Bealkowski et al.
patent: 4930068 (1990-05-01), Katayose et al.
patent: 5027273 (1991-06-01), Letwin
patent: 5067077 (1991-11-01), Wakimoto et al.
patent: 5109329 (1992-04-01), Strelioff
patent: 5123098 (1992-06-01), Gunning et al.
patent: 5125087 (1992-06-01), Randell
patent: 5155853 (1992-10-01), Mitsuhira et al.
patent: 5159688 (1992-10-01), Matsushima et al.
patent: 5193161 (1993-03-01), Bealkowski et al.
patent: 5237669 (1993-08-01), Spear et al.
patent: 5255379 (1993-10-01), Melo
patent: 5274776 (1993-12-01), Senta
patent: 5274831 (1993-12-01), Katsuta
patent: 5303378 (1994-04-01), Cohen
patent: 5325536 (1994-06-01), Chang et al.
Lipe Ralph A.
Pletcher Richard A.
Microsoft Corporation
Sheikh Ayaz R.
LandOfFree
Mechanism for using common code to handle hardware interrupts in does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Mechanism for using common code to handle hardware interrupts in, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Mechanism for using common code to handle hardware interrupts in will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2332372