Mechanism for resetting sense circuitry to a known state in a no

Details Mechanism for resetting sense circuitry to a known state in a no Mechanism for resetting sense circuitry to a known state in a no

1998-04-29

2000-09-05

Nelms, David

Static information storage and retrieval

Floating gate

Particular biasing

36518521, 3652335, G11C 1606

Patent

active

061152900

ABSTRACT:
A memory device including a nonvolatile memory cell, a bit line coupled to the nonvolatile memory cell, and circuitry coupled to the nonvolatile memory cell and the bit line. The circuitry is configured to reset the bit line to a predetermined state for an amount of time in response to a transition of an input address signal.

REFERENCES:
patent: 4884241 (1989-11-01), Tanaka et al.
patent: 4933906 (1990-06-01), Terada et al.
patent: 5243575 (1993-09-01), Sambandan et al.
patent: 5423047 (1995-06-01), Leak
patent: 5497354 (1996-03-01), Sweha et al.
patent: 5539690 (1996-07-01), Talreja et al.
patent: 5563843 (1996-10-01), Fackenthal et al.
patent: 5592435 (1997-01-01), Mills et al.
patent: 5594691 (1997-01-01), Bashir
patent: 5798967 (1998-08-01), Sarin et al.
patent: 5805500 (1998-09-01), Campardo et al.
patent: 5805517 (1998-09-01), Pon

Affiliated with

Also associated with

Rating

Mechanism for resetting sense circuitry to a known state in a no does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Mechanism for resetting sense circuitry to a known state in a no, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Mechanism for resetting sense circuitry to a known state in a no will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2219332