Mechanism for recognizing and abstracting memory structures

Details Mechanism for recognizing and abstracting memory structures Mechanism for recognizing and abstracting memory structures

2006-04-18

2006-04-18

Jones, Hugh (Department: 2128)

Data processing: structural design, modeling, simulation, and em

Simulating electronic device or electrical system

Circuit simulation

C716S030000, C365S177000

Reexamination Certificate

active

07031898

ABSTRACT:
A mechanism is disclosed for recognizing and functionally abstracting a column of memory cells. According to one embodiment, a column of n (where n is an integer greater than 1) memory cells is identified in a description of a circuit. One of the n memory cells is selected as a representative memory cell. Then, the column of n memory cells is represented as a single-memory-cell column comprising the representative memory cell. The column is thereafter functionally abstracted to derive a logic-level representation of the memory cell. After that is done, n−1 additional instances of the logic-level representation are generated. In this manner, the column of n memory cells is functionally abstracted as a column of n logic-level representations of the representative memory cell.

REFERENCES:
patent: 5734798 (1998-03-01), Allred
patent: 6044004 (2000-03-01), Kramer
M. Pandey, et al., “Exploiting Symmetry when Verifying Transistor-Level Circuits by Symbolic Trajectory Evaluation,” IEEE, vol. 18, No. 7, Jul. 1999, pp. 918-935.
D. T. Blaauw, et al., “Functional Abstraction of Logic Gates for Switch-Level Simulation,” European Conference on Design Automation, pp. 329-333, Feb. 1991.
S. Kundu, “GateMaker: A Transistor to Gate Level Model Extractor for Simulation, Automatic Test Pattern Generation and Verification,” International Test Conference, pp. 372-381, 1998.
R. E. Bryant, “Algorithmic Aspects of Symbolic Switch Network Analysis,” IEEE Transactions on Computer Aided Design, pp. 618-633, Jul. 1987.
R. E. Bryant, “Boolean Analysis of MOS Circuits,” IEEE Transactions on Computer Aided Design, pp. 634-649, Jul. 1987.
R. E. Bryant, “Extraction of Gate Level Models From Transistor Circuits by Four-Valued Symbolic Analysis,” International Conference on Computer Aided Design, pp. 350-353, 1991.
S. Jain, et al., “Automatic Clock Abstraction from Sequential Circuits,” Design Automation Conference, pp. 707-711, 1995.
R. Radzan, et al., “Clock Suppression Techniques for Synchronous Circuits,” IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, pp. 1547-1556, Oct. 1993.
F. Rocheteau, et al., “Tralala: A Fast and Accurate Functional Abstraction Tool For Transistor Netlists,” SAME 99, Accessible from http://www.sansistor.com, no date no page.

Affiliated with

Also associated with

Rating

Mechanism for recognizing and abstracting memory structures does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Mechanism for recognizing and abstracting memory structures, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Mechanism for recognizing and abstracting memory structures will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3606718