Electrical computers and digital processing systems: processing – Dynamic instruction dependency checking – monitoring or...
Reexamination Certificate
2007-01-09
2007-01-09
Coleman, Eric (Department: 2183)
Electrical computers and digital processing systems: processing
Dynamic instruction dependency checking, monitoring or...
C712S220000
Reexamination Certificate
active
11046454
ABSTRACT:
A processor includes a first circuit and a second circuit. The first circuit is configured to provide a first indication of whether or not at least one reservation is valid in the processor. A reservation is established responsive to processing a load-linked instruction, which is a load instruction that is architecturally defined to establish the reservation. A valid reservation is indicative that one or more bytes indicated by the target address of the load-linked instruction have not been updated since the reservation was established. The second circuit is coupled to receive the first indication. Responsive to the first indication indicating no valid reservation, the first circuit is configured to select a speculative load-linked instruction for issued. The second circuit is configured not to select the speculative load-linked instruction for issue responsive to the first indication indicating the at least one valid reservation. A method is also contemplated.
REFERENCES:
patent: 5751985 (1998-05-01), Shen et al.
patent: 5781790 (1998-07-01), Abramson et al.
patent: 5881262 (1999-03-01), Abramson et al.
patent: 5937430 (1999-08-01), Saitoh et al.
patent: 6298436 (2001-10-01), Kahle et al.
patent: 6389516 (2002-05-01), Nunez et al.
patent: 6611900 (2003-08-01), Patel et al.
patent: 6625701 (2003-09-01), Arimilli et al.
patent: 6687809 (2004-02-01), Chowdhury et al.
patent: 6715062 (2004-03-01), Moore
patent: 6725338 (2004-04-01), Gomez et al.
patent: 6728867 (2004-04-01), Kling
patent: 6748501 (2004-06-01), Arimilli et al.
patent: 6769057 (2004-07-01), Steely, Jr.
patent: 2002/0087810 (2002-07-01), Boatright et al.
SiByte, “Target Applications,” http://sibyte.com/mercurian/applications.htm, Jan. 15, 2001, 2 pages.
SiByte, “SiByte Technology,” http://sibyte.com/mercurian/technology.htm, Jan. 15, 2001, 3 pages.
SiByte, “The Mercurian Processor,” http://sibyte.com/mercurian, Jan. 15, 2001, 2 pages.
SiByte, “Fact Sheet,” SB-1 CPU, Oct. 2000, rev. 0.1, 1 page.
SiByte, “Fact Sheet,” SB-1250, Oct. 2000, rev. 0.2, 10 pages.
Stepanian, SiByte SB-1 MIPS64 CPU Core, Embedded Processor Forum 2000, Jun. 13, 2000, 15 pages.
Jim Keller, “The Mercurian Processor: A High Performance, Power-Efficient CMP for Networking,” Oct. 10, 2000, 22 pages.
Tom R. Halfhill, “SiByte Reveals 64-Bit Core For NPUs; Independent MIPS64 Design Combines Low Power, High Performance,” Microdesign Resources, Jun. 2000, Microprocessor Report, 4 pages.
SiByte, Letter from Anu Sundaresan, May 18, 2000, 1 page.
“Microprocessors Developer's Guide,” Power PC, Sams Publishing, 1995, pp. 247-248, 291, 325-329.
“MIPS RISC Architecture,” Kane and Heinrich, MIPS Technologies, 1992, 7 pages.
Patterson and Hennessy, “Computer Architecture: A Quantitative Approach,” Second Edition, Morgan Kaufmann Publishers, Inc., 1990, 1996, pp. 694-708.
Chang Po-Yung
Chen Zongjian
Pearce Mark H.
Yeh Tse-Yu
Broadcom Corporation
Coleman Eric
Garlick & Harrison & Markison
LandOfFree
Mechanism for processing speculative LL and SC instructions... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Mechanism for processing speculative LL and SC instructions..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Mechanism for processing speculative LL and SC instructions... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3797132