Mechanism for performing data references to storage in parallel

Details Mechanism for performing data references to storage in parallel Mechanism for performing data references to storage in parallel

1985-08-30

1988-03-29

Heckler, Thomas M.

Boots, shoes, and leggings

G06F 1200

Patent

active

047348526

ABSTRACT:
A simple architecture to implement a mechanism for performing data references to storage in parallel with instruction execution. The architecture is particularly suited to reduced instruction-set computers (RISCs) and employs a channel address register to store the main memory load or store address, a channel data register which temporarily stores the data from a store operation and, a channel control register which contains control information including the number of the register loaded within the file, in the case of a load operation. This number is used to detect instruction dependency of the data to be loaded. Logic circuitry suspends further instruction processing if the data required from a load is not yet available. A data-in register is used to store load data until an instruction execution cycle is available for writing it back to the register file. Logic circuitry detects storage of data prior to its writing back, so as to effectively replace the register file location. During page faults, the contents of the channel address, channel data, and channel control registers are saved to permit page fault recovery.

REFERENCES:
patent: 4208716 (1980-06-01), Porter et al.
patent: 4317168 (1982-02-01), Messina et al.
patent: 4439829 (1984-03-01), Tsiang et al.

Affiliated with

Also associated with

Rating

Mechanism for performing data references to storage in parallel does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Mechanism for performing data references to storage in parallel , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Mechanism for performing data references to storage in parallel will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1092988