Mechanism for maintaining data coherency in a branch history ins

Details Mechanism for maintaining data coherency in a branch history ins Mechanism for maintaining data coherency in a branch history ins

1993-10-18

1998-05-05

Bowler, Alyssa H.

Boots, shoes, and leggings

395580, 3642613, 364DIG1, G06F 930

Patent

active

057489769

ABSTRACT:
A system for maintaining the integrity of data stored in a branch prediction mechanism such as a branch target buffer (BTB). Upon encountering a branch instruction, a stream of target instructions is prefetched from cache memory even though the target instruction stream is provided from the BTB. The target instruction stream prefetched from cache is then compared with the predicted target stream selected from the BTB. Upon encountering a mismatch, the predicted instruction stream is canceled and the instructions from cache are utilized. Additionally, predicted branch target addresses are stored in a BTB, similar to a branch history table, and circuitry is provided for comparing the predicted target address with an actual target address during processing of the branch instruction. Again upon encountering a mismatch, instruction from cache as addressed by the actual target address are utilized and predicted instructions are canceled. By utilizing the target address comparison along with the target instruction stream comparison a performance gains is made because mismatches can be detected earlier.

REFERENCES:
patent: 3559183 (1971-01-01), Sussenguth
patent: 4200927 (1980-04-01), Hughes et al.
patent: 4853840 (1989-08-01), Shibuya
patent: 4858104 (1989-08-01), Matsuo et al.
patent: 4984154 (1991-01-01), Hanatani et al.
patent: 5072364 (1991-12-01), Jardine et al.
patent: 5136696 (1992-08-01), Beckwith et al.
patent: 5136697 (1992-08-01), Johnson
patent: 5237664 (1993-08-01), Usami
patent: 5265213 (1993-11-01), Weiser et al.
patent: 5353421 (1994-10-01), Emma et al.
Lilja, David J., "Reducing the Branch Penalty in Pipelined Processors", IEEE; Jul. 1988.
Perleberg, Chris H., and Alan Jay Smith, Branch Target Buffer Design and Optimization, IEEE, Apr. 1993.

Affiliated with

Also associated with

Rating

Mechanism for maintaining data coherency in a branch history ins does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Mechanism for maintaining data coherency in a branch history ins, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Mechanism for maintaining data coherency in a branch history ins will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-70383