Mechanism for lossless user-level tracing on an architecture...

Details Mechanism for lossless user-level tracing on an architecture... Mechanism for lossless user-level tracing on an architecture...

2005-04-08

2009-11-17

Zhen, Wei Y (Department: 2191)

Data processing: software development, installation, and managem

Software program development tool

Testing or debugging

C717S124000, C717S125000, C717S126000, C717S127000, C717S129000, C717S130000, C717S131000, C717S132000, C717S133000, C717S134000

Reexamination Certificate

active

07620941

ABSTRACT:
A method for tracing an instrumented program involves triggering a probe in the instrumented program, obtaining an original instruction associated with the probe, storing the original instruction into a scratch space, storing a jump instruction for an architecture that supports pc-relative addressing into the scratch space, wherein the jump instruction includes a next program counter value, executing the original instruction in the scratch space using a thread, and executing the jump instruction in the scratch space using the thread.

REFERENCES:
patent: 6295644 (2001-09-01), Hsu et al.
patent: 6327704 (2001-12-01), Mattson et al.
Tamches, “Fine-Grained Dynamic Instrumentation of Commodity Operating System Kernels”, University of Wisconsin, 2001.

Affiliated with

Also associated with

Rating

Mechanism for lossless user-level tracing on an architecture... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Mechanism for lossless user-level tracing on an architecture..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Mechanism for lossless user-level tracing on an architecture... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4105694