Mechanism for lock-up free cache operation with a remote address

Details Mechanism for lock-up free cache operation with a remote address Mechanism for lock-up free cache operation with a remote address

1988-05-10

1990-11-13

Shaw, Gareth D.

Boots, shoes, and leggings

36424341, 36424344, 3642665, G06F 1300

Patent

active

049706438

ABSTRACT:
It is known to use a miss information holding register in a cache memory organization to store the details of a CPU load request on a cache miss so that the cache may accept subsequent requests pending the receipt of data in respect of the first request. In the subject invention, this organization is modified for use with a virtual addressable cache memory by incrementing a counter which overflows to free the miss information holding register with each untranslatable response signal from the address translation unit relating to the request stored in the miss information holding register. The modified organization also clears the used bit associated with the location in the cache tag memory to which the tag addresses of the request has been stored upon receipt of the first untranslatable response signal from the address translation unit in respect of the request.

REFERENCES:
patent: 4370710 (1983-01-01), Kroft
patent: 4821171 (1989-04-01), Calamari
patent: 4843542 (1989-06-01), Dashiell et al.

Affiliated with

Also associated with

Rating

Mechanism for lock-up free cache operation with a remote address does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Mechanism for lock-up free cache operation with a remote address, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Mechanism for lock-up free cache operation with a remote address will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-781307