Mechanism for handling non-maskable interrupt requests received

Details Mechanism for handling non-maskable interrupt requests received Mechanism for handling non-maskable interrupt requests received

1995-11-03

1997-07-15

An, Meng-Ai T.

Boots, shoes, and leggings

395800, 395733, 395736, 395868, 3642412, 3642413, 364941, 3649412, 3649414, 3649418, 3649417, 3649483, 36494832, 364DIG2, G06F 946, G06F 1324

Patent

active

056492081

ABSTRACT:
The central processing unit of an integrated circuit data processing system includes both means for processing a first non-maskable interrupt (NMI) request received by the data processing system on a first NMI request line and means for processing a second NMI request received by the data processing system on a second NMI request line different from the first NMI request line and within a predefined time period after receipt of the first NMI request. Both. NMI requests are serviced by the data processing system even if the second NMI request is received prior to completion of processing of the first request.

REFERENCES:
patent: 4020471 (1977-04-01), Woods et al.
patent: 4200912 (1980-04-01), Harrington et al.
patent: 4418385 (1983-11-01), Bourrez
patent: 4594651 (1986-06-01), Jaswa et al.
patent: 4628449 (1986-12-01), Zardiackas
patent: 4641238 (1987-02-01), Kneib
patent: 4718008 (1988-01-01), Chang et al.
patent: 4799144 (1989-01-01), Parruck et al.
patent: 4860191 (1989-08-01), Nomura et al.
patent: 4980820 (1990-12-01), Youngblood
patent: 4991169 (1991-02-01), Davis et al.
patent: 5029204 (1991-07-01), Shenoi et al.
patent: 5036539 (1991-07-01), Wrench, Jr. et al.
patent: 5111530 (1992-05-01), Kataragi et al.
patent: 5179704 (1993-01-01), Jibbe et al.
patent: 5200981 (1993-04-01), Carmon
patent: 5208832 (1993-05-01), Greiss
patent: 5245632 (1993-09-01), Greiss et al.
patent: 5291614 (1994-03-01), Baker et al.
patent: 5293586 (1994-03-01), Yamazaki et al.
patent: 5349667 (1994-09-01), Kaneko
patent: 5432943 (1995-07-01), Hitsuishi
Ruby B. Lee; "HP Precision: A Spectrum Architecture"; Hewlett Packard Co. IEEE 1989, pp. 242-251.
Fotland, David; "Harware Design of the First HP Precision Architecture Computers"; Hewlett Packard Journal, Mar. 1987, pp. 4-17.
Ohad Falik et al; "NSC's Digital Answering Machines Solution"; IEEE 1992, pp. 132-137.
Hanoch C. et al; "Functional Design Verification of the NS32FX16"; May 3, 1991 IEEE.
"A Pipelined Interface for High Floating-Point Performance with Precise Exceptions", IEEE Jun. 1988 p. 77-87, Sorin Iocabovici.
"Application Specific Microprocessors"; IEEE 1990, pp. 351-354, Intrater et al.
"Architectural Considerations for SF-Core Based Microprocessor"; IEE 1991 pp. 21-23; Shacham et al.
"High Performance Fax Processor", by National Semiconductor NSFX16-15/NS32FX16; pp. 1-84, 1990.
Iacobovici, Sorin, "A Pipelined Interface For High Floating-Point Performance With Precise Exceptions", IEEE, Jun. 1988, pp. 77-87.
Intrater, Gideon et al., "Application Specific Microprocessors", IEEE, 1990, pp. 351-354.
Shacham, A. et al, "Architectural Considerations for SF-core Based Microprocessors", IEEE 1991, pp. 21-24.
National Semiconductor, "High Performance FAX Processor NS32FX16-15, 20, 25", Jan. 1990, pp. 1-84.

Affiliated with

Also associated with

Rating

Mechanism for handling non-maskable interrupt requests received does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Mechanism for handling non-maskable interrupt requests received , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Mechanism for handling non-maskable interrupt requests received will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1500503