Electrical computers and digital processing systems: interprogra – Common gateway interface program communication
Reexamination Certificate
2001-08-08
2009-11-17
Sough, Hyung S (Department: 2194)
Electrical computers and digital processing systems: interprogra
Common gateway interface program communication
C711S130000, C711S131000, C711S152000
Reexamination Certificate
active
07620954
ABSTRACT:
Each processor in a distributed shared memory system has an associated memory and a coherence directory. The processor that controls a memory is the Home processor. Under certain conditions, another processor may obtain exclusive control of a data block by issuing a Load Lock instruction, and obtaining a writeable copy of the data block that is stored in the cache of the Owner processor. If the Owner processor does not complete operations on the writeable copy of the data prior to the time that the data block is displaced from the cache, it issues a Victim To Shared message, thereby indicating to the Home processor that it should remain a sharer of the data block. In the event that another processor seeks exclusive rights to the same data block, the Home processor issues an Invalidate message to the Owner processor. When the Owner processor is ready to resume operation on the data block, the Owner processor again obtains exclusive control of the data block by issuing a Read-with Modify Intent Store Conditional instruction to the Home processor. If the Owner processor is still a sharer, a writeable copy of the data block is sent to the Owner processor, who completes modification of the data block and returns it to the Home processor with a Store Conditional instruction.
REFERENCES:
patent: 5887138 (1999-03-01), Hagersten et al.
patent: 5937199 (1999-08-01), Temple
patent: 6108764 (2000-08-01), Baumgartner et al.
patent: 6141734 (2000-10-01), Razdan et al.
patent: 6185658 (2001-02-01), Arimilli et al.
patent: 6266744 (2001-07-01), Hughes et al.
patent: 6275907 (2001-08-01), Baumgartner et al.
patent: 6425050 (2002-07-01), Beardsley et al.
patent: 6438671 (2002-08-01), Doing et al.
patent: 6748498 (2004-06-01), Gharachorloo et al.
patent: 7069306 (2006-06-01), Lenoski et al.
patent: 2001/0010068 (2001-07-01), Michael et al.
patent: 2004/0093467 (2004-05-01), Shen et al.
Jung Bongjin
Leonard Judson
Mattina Matthew C.
Ramey Carl
Anya Charles E
Hewlett--Packard Development Company, L.P.
Sough Hyung S
LandOfFree
Mechanism for handling load lock/store conditional... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Mechanism for handling load lock/store conditional..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Mechanism for handling load lock/store conditional... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4111670