Data processing: structural design – modeling – simulation – and em – Simulating electronic device or electrical system – Power system
Reexamination Certificate
2006-04-25
2006-04-25
Rodriguez, Paul L. (Department: 2123)
Data processing: structural design, modeling, simulation, and em
Simulating electronic device or electrical system
Power system
C323S364000, C716S030000, C716S030000, C713S322000
Reexamination Certificate
active
07035785
ABSTRACT:
A system for delivering power to a device in a specified voltage range is disclosed. The system includes a power delivery network, characterized by a response function, to deliver power to the device. A current computation unit stores values representing a sequence of current amplitudes drawn by the device on successive clock cycles, and provides them to a current to voltage computation unit. The current to voltage computation unit filters the current amplitudes according to coefficients derived from the response function to provide an estimate of the voltage seen by the device. Operation of the device is adjusted if the estimated voltage falls outside the specified range.
REFERENCES:
patent: 4583111 (1986-04-01), Early
patent: 5948106 (1999-09-01), Hetherington et al.
patent: 6304978 (2001-10-01), Horigan et al.
patent: 6311147 (2001-10-01), Tuan et al.
patent: 6532439 (2003-03-01), Anderson et al.
patent: 6536024 (2003-03-01), Hathaway
patent: 6549867 (2003-04-01), Smith
patent: 6636976 (2003-10-01), Grochowski et al.
patent: 6735706 (2004-05-01), Tomlinson et al.
patent: 6937971 (2005-08-01), Smith et al.
patent: 2002/0112212 (2002-08-01), Cohn et al.
patent: 2002/0171407 (2002-11-01), Blaauw et al.
patent: 2003/0125923 (2003-07-01), Grochowski et al.
patent: WO 01/48584 (2001-07-01), None
patent: WO 02/03185 (2002-01-01), None
Sinha et al., “Joule track—A web based tool for software energy profiling”, ACM Jun. 2001.
Steele et al., “Full-chip verification methods for DSM power distribution systems”, ACM 1998.
Larsson, P., “Di/Dt Noisein CMOS Integrated Circuits”, Analog Integrated kCircuits and Signal Processing, vol. 14., 1997, pp. 113-129.
Ayers David J.
Grochowski Edward T.
Sager David
Tiwari Vivek
Young Ian
Nesheiwat Michael J.
Rodriguez Paul L.
Thangavelu Kandasamy
LandOfFree
Mechanism for estimating and controlling di/dt-induced power... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Mechanism for estimating and controlling di/dt-induced power..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Mechanism for estimating and controlling di/dt-induced power... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3559425