Mechanism for delivering interrupt messages

Details Mechanism for delivering interrupt messages Mechanism for delivering interrupt messages

1996-12-27

1998-12-08

Auve, Glenn A.

395739, 395868, G06F 1324

Patent

active

058482792

ABSTRACT:
An I/O agent delivers the interrupt message through a chipset to a system bus connected to a number of processors. The interrupt message includes the transaction type and a destination identification. The servicing processor on the system bus matches the destination identification with its own identification to determine if it is the intended recipient of the interrupt message. The I/O agent writes the data associated with the interrupt into the buffer queue inside the chipset. The chipset automatically flushes the contents of the buffer queue to the main memory before the interrupt message is delivered. The interrupt delivery mechanism avoids complexity and delay in handshaking operations between the chipset and the I/O agent.

REFERENCES:
patent: 5481725 (1996-01-01), Jayakumar et al.
patent: 5555430 (1996-09-01), Gephardt et al.
patent: 5588122 (1996-12-01), Garcia
patent: 5613128 (1997-03-01), Nizar et al.

Affiliated with

Also associated with

Rating

Mechanism for delivering interrupt messages does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Mechanism for delivering interrupt messages, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Mechanism for delivering interrupt messages will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-188986