Boots – shoes – and leggings
Patent
1993-06-03
1994-04-19
Lall, Parshotam S.
Boots, shoes, and leggings
3642319, 364238, 364260, 364DIG1, G06F 1516
Patent
active
053054628
ABSTRACT:
An array processing system including a grid array of processing elements, each of which is surrounded by a group of nearest neighbor processing elements in the grid array, each of said processing elements including an input multiplexer having a multiplexer output line and a plurality of multiplexer input lines each of which is connected to a different member of the group of nearest neighbor processing elements for that processing element; an output demultiplexer having a demultiplexer input line and a plurality of demultiplexer output lines each of which is connected to a different member of the group of nearest neighbor processing elements for that processing element; and a control circuit, which responds to a broadcast control signal by electrically coupling the input multiplexer output line in that processing element to the output demultiplexer input line in that processing element.
REFERENCES:
patent: 4079455 (1978-03-01), Ozga
patent: 4247892 (1981-01-01), Lawrence
patent: 4304002 (1981-12-01), Hunt
patent: 4314349 (1982-02-01), Batcher
patent: 4370709 (1983-01-01), Fosdick
patent: 4380046 (1983-04-01), Fung
patent: 4382277 (1983-05-01), Glaser et al.
patent: 4396979 (1983-08-01), Mor et al.
patent: 4498133 (1985-02-01), Bolton et al.
patent: 4498134 (1985-02-01), Hansen et al.
patent: 4507726 (1985-03-01), Grinberg et al.
patent: 4514807 (1985-04-01), Nogi
patent: 4524428 (1985-06-01), Grinberg et al.
patent: 4543642 (1985-09-01), Hansen
patent: 4589067 (1986-05-01), Porter et al.
patent: 4621339 (1986-11-01), Wagner et al.
patent: 4622632 (1986-11-01), Tanimoto et al.
patent: 4644496 (1987-02-01), Andrews
patent: 4709327 (1987-11-01), Hillis et al.
patent: 4727474 (1988-02-01), Batcher
patent: 4m736291 (1988-04-01), Jennings et al.
patent: 4739474 (1988-04-01), Holsztynski
patent: 4783732 (1988-11-01), Morton
patent: 4827403 (1989-05-01), Steele, Jr. et al.
patent: 4843540 (1989-06-01), Stolfo
patent: 4852083 (1989-07-01), Niehaus et al.
patent: 4891751 (1990-01-01), Call et al.
patent: 4891787 (1990-01-01), Gifford
patent: 5003508 (1991-03-01), Hall
patent: 5119484 (1992-06-01), Fox
patent: 5129077 (1992-07-01), Hillis
patent: 5165093 (1992-11-01), Gifford
Hillis, The Connection Machine, M.I.T. Press, 1985, pp. 1-90.
Potter, (ed), The Massively Parallel Processor, M.I.T. Press, 1985, pp. 145-216.
Batcher, "Design of a Massively Parallel Processor," IEEE Transactions on Computers, vol. C-29, No. 9, pp. 836-842 (1980).
Hillis, "The Connection Machine", MIT Artificial Intelligence Laboratory A.1. Memo No. 646 (1981).
Hoshino, "An Invitation to the World of PAX", IEEE, May 1986, pp. 68-80.
NCR Corporation, "Geometric Arithmetic Parallel Processor", pp. 1-12 (1984).
NCR Corporation, "Detection of Edges and Gradients in Binary and Gray Scale Images with the GAPP Processor", pp. 1-23 (1985).
Digital Equipment Corporation
Lall Parshotam S.
Mohamed Agni Y.
LandOfFree
Mechanism for broadcasting data in a massively parallell array p does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Mechanism for broadcasting data in a massively parallell array p, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Mechanism for broadcasting data in a massively parallell array p will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-28227