Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Particular stable state circuit
Patent
1996-05-10
1998-05-19
Wambach, Margaret Rose
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Particular stable state circuit
327142, 327291, 327365, 327594, 364707, 39575006, H03K 1722, H03K 1728, G06F 110
Patent
active
057540691
ABSTRACT:
A mechanism for automatically enabling and disabling clock signals includes a driver for providing a clock signal as an output, a gate coupled to the driver, and a sensing circuit coupled to both the output of the driver and to the gate. The sensing circuit provides a signal to the gate responsive to the output being in a first state. The gate then prevents the driver from driving the clock signal responsive to the signal from the sensing circuit. In one embodiment, a generator is coupled to the driver for providing a waveform to the driver. The driver then provides the clock signal based on this input waveform. Additionally, the gate is situated between the generator and the driver. The gate, based on the output of the sensing circuit, can then prevent the waveform from being provided to the driver.
REFERENCES:
patent: 4583013 (1986-04-01), Gupta
patent: 4637018 (1987-01-01), Flora et al.
patent: 4855616 (1989-08-01), Wang et al.
patent: 5371417 (1994-12-01), Mirov et al.
patent: 5428765 (1995-06-01), Moore
patent: 5452434 (1995-09-01), MacDonald
patent: 5461652 (1995-10-01), Hongo
patent: 5603037 (1997-02-01), Aybay
patent: 5625807 (1997-04-01), Lee et al.
Englund Terry L.
Intel Corporation
Wambach Margaret Rose
LandOfFree
Mechanism for automatically enabling and disabling clock signals does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Mechanism for automatically enabling and disabling clock signals, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Mechanism for automatically enabling and disabling clock signals will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1856370