Mechanism and protocol for maintaining cache coherency within an

Details Mechanism and protocol for maintaining cache coherency within an Mechanism and protocol for maintaining cache coherency within an

1994-06-17

1996-09-17

Coleman, Eric

Boots, shoes, and leggings

364264, 3642645, 36424231, 36424341, 364DIG1, G06F 1208

Patent

active

055577695

ABSTRACT:
An integrated processor includes CPU core, cache memory, and cache controller coupled to a local bus via a local bus interface. The integrated processor further includes memory controller for coupling system memory to the local bus, and a bus interface unit for coupling external peripheral devices to the local bus. The cache controller includes an address tag and state logic circuit which keeps track of a physical address in system memory which corresponds to each entry within cache memory. Address tag and state logic circuit contains state information that indicates whether each cache line is valid and/or dirty. The cache controller includes a snoop control circuit which monitors the local bus to determine whether a memory cycle has been executed by an alternate bus master. During such a memory cycle of an alternate bus master, a comparator circuit determines whether a cache hit has occurred. If a cache read hit occurs with respect to a dirty cache line, the cache controller asserts an inhibit signal which causes the memory controller to ignore the cycle. The read request is instead serviced by the cache controller by providing the requested data from the cache memory to local bus 112. If a cache write operation occurs, data is written into the system memory via system memory controller, and the data is concurrently latched into the corresponding line of the cache memory. The status of cache line may further be updated to clean if the data transfer encompassed a complete cache line.

REFERENCES:
patent: 5119485 (1992-06-01), Ledbetter, Jr. et al.
patent: 5325504 (1994-06-01), Tipley
patent: 5353423 (1994-10-01), Hamid
patent: 5355467 (1994-10-01), Mac Williams
patent: 5426765 (1995-06-01), Stevens
Edinfield et al., The 68040 On-Chip Memory Subsystem, 1990 IEEE, pp. 264-269.
Handy, "The Cache Memory Book", Academic Press, Inc., San Diego, California (1993). pp. 158-190.

Affiliated with

Also associated with

Rating

Mechanism and protocol for maintaining cache coherency within an does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Mechanism and protocol for maintaining cache coherency within an, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Mechanism and protocol for maintaining cache coherency within an will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-421873