Pulse or digital communications – Testing
Reexamination Certificate
2004-02-11
2009-12-22
Bayard, Emmanuel (Department: 2611)
Pulse or digital communications
Testing
C375S371000, C375S226000
Reexamination Certificate
active
07636387
ABSTRACT:
A measuring apparatus including a timing jitter estimator which estimates an output timing jitter sequence which indicates the output timing jitter of an output signal based on an output signal output from a DUT in response to an input signal input to the DUT, and a jitter transfer function estimator which estimates a jitter transfer function in the DUT based on the output timing jitter sequence. The jitter transfer function estimator includes an instantaneous phase noise estimator which estimates an instant phase noise of the output signal based on an output signal, and a resampler which generates the output timing jitter sequence by resampling the instantaneous phase noise at predetermined timing.
REFERENCES:
patent: 5036298 (1991-07-01), Bulzachelli
patent: 5115452 (1992-05-01), Cupo
patent: 5418789 (1995-05-01), Gersbach et al.
patent: 5512860 (1996-04-01), Huscroft et al.
patent: 5796231 (1998-08-01), Kyodo
patent: 5835501 (1998-11-01), Dalmia et al.
patent: 5872819 (1999-02-01), Carsello et al.
patent: 6137830 (2000-10-01), Schneider et al.
patent: 6356129 (2002-03-01), O'Brien et al.
patent: 6664828 (2003-12-01), Gauthier et al.
patent: 6697445 (2004-02-01), Wong
patent: 6735259 (2004-05-01), Roberts et al.
patent: 6754613 (2004-06-01), Tabatabaei et al.
patent: 6768954 (2004-07-01), Niijima
patent: 6782404 (2004-08-01), Choudhary
patent: 7012982 (2006-03-01), Basch et al.
patent: 7054358 (2006-05-01), Yamaguchi et al.
patent: 7227913 (2007-06-01), Hein et al.
patent: 7305025 (2007-12-01), Yamaguchi et al.
patent: 2003/0063701 (2003-04-01), Eubanks
patent: 2008/0212730 (2008-09-01), Tang et al.
patent: 05-316474 (1993-11-01), None
patent: 8-50156 (1996-02-01), None
patent: 8-248078 (1996-09-01), None
patent: 11-83924 (1999-03-01), None
patent: 00/46606 (2000-08-01), None
patent: 01/069328 (2001-09-01), None
Digital Line Systems Based on the Synchronous Digital hierarchy for Use on Optical Fibre Cables, ITU-T Recommendation G-958, dated Nov. 1994, 26 pages.
Jitter and wander measruing equpipment for digital systems which are abased on the synchronous digital hierarchy (SDH), ITU-T Recommendation 0.172, dated Mar. 1999, 38 pages.
SONET OC-192 Transport system Generic Criteria, GR-1377-CORE, Issue 5, dated Dec. 1998, 104 pages.
The control of jitter and wander within digital networks which are based on the synchronous digital hierarchy (SDH) ITU-Trecommendation G.825, dated Mar. 2000, 22 pages.
E.A. Lee and D.G. Messerschmitt, Digital Communication, 2nd Edition, 5 pages, 1994.
International Search Report, dtaed Oct. 1, 2003, 3 pages.
Miller, C.M. et al., “Jitter Analysis of High-Speed Digital Systems”, Hewlett-Packard Journal, Hewlett-Packard Co., Palo Alto, US, vol. 46, No. 1, Feb. 1, 1995, pp. 49-56.
Yamaguchi, T.J. et al., “Extraction of peak-to-peak and RMS sinusoidal jitter using an analytic signal method”; VSLI TestSymposium 2000. Proceedings. 18th IEEE Montreal, Que., Canada Apr. 30-May 4, 2000, Los Alamitos, CA, USA, IEEE Comput. SOC, US Apr. 30, 2000, pp. 395-402.
Baldini J.J. et al. “Jitter in digital transmission systems—characteristics and measurement techniques” Global Telecommunications Conference. Miami, Nov. 29-Dec. 2, 1982, New York, I.E.E.E., US vol. 2 conf. 1982, Nov. 1982 pp. 658-664.
Yamaguchi, T.J. et al. “Jitter measurements of a power-pc microprocessor using an analytic signal method”, International Test Conference 2000, Oct. 3-5, 2000 5 pages.
International Search Report dated May 20, 2003 (1 page).
Office Action dated Dec. 9, 2008 issued by the Japanese Patent Office in Application No. 2003/572235, with English translation, 14 pages.
English language abstract of Japanese Publication No. 05-316474 dated Nov. 26, 1993, esp@cenet, 1 page.
Office Action dated Oct. 14, 2008 issued by the German Patent & Trademark Office in corresponding Application No. 2959526, 12 pages.
Yamaguchi, T.J., et al, “Extraction of Peak-to-Peak and RMS Sinusoidal Jitter Using an Analytic Signal Method” 18th IEEE VLSI Test Symposium 2000, Montreal Apr. 30, 2000, 8 pages.
Miller, C.M., et al., “Jitter Analysis of High-Speed Digital Systems” Hewlett-Packard Journal, vol. 46, Feb. 1995, 8 pages.
Baldini, J.J., et al., Jitter in Digital Transmission Systems—Characteristics and Measure Techniques, IEEE Global Telecommunication Conference, Miami, New York: IEEE, vol. 23 CONF., Nov. 1982, 7 pages.
Co, Ramon S., Mulligan, J. H.; Optimization of Phase-Locked Loop Performance in Data Recovery Systems, IEEE Journal of Solid-State Circuits, vol. 29, No. 9, Sep. 1994; pp. 1022-1054.
Hajimiri, Ali, Limotyrakis, Sotirios, and Lee, Thomas H.; Jitter and Phase Noise in Ring Oscillators; IEEE Journal of Solid-State Circuits, vol. 34, No. 6, Jun. 1999; pp. 790-804.
Ishida Masahiro
Musha Hirobumi
Soma Mani
Yamaguchi Takahiro
Advantest Corporation
Bayard Emmanuel
Osha • Liang LLP
LandOfFree
Measuring apparatus and measuring method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Measuring apparatus and measuring method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Measuring apparatus and measuring method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4133170