Miscellaneous active electrical nonlinear devices – circuits – and – Signal converting – shaping – or generating – Having specific delay in producing output waveform
Reexamination Certificate
2007-05-01
2007-05-01
Callahan, Timothy P. (Department: 2816)
Miscellaneous active electrical nonlinear devices, circuits, and
Signal converting, shaping, or generating
Having specific delay in producing output waveform
C327S161000
Reexamination Certificate
active
10771611
ABSTRACT:
A delay locked circuit has multiple paths for receiving an external signal. One path measures a timing of the external signal during a measurement. Another path generates an internal signal based on the external signal. The delay locked circuit periodically performs the measurement to keep the external and internal signals synchronized. The time interval between one measurement and the next measurement is unequal to the cycle time of the external signal.
REFERENCES:
patent: 3955158 (1976-05-01), Upadhyayula et al.
patent: 3993957 (1976-11-01), Davenport
patent: 5691660 (1997-11-01), Busch et al.
patent: 5717353 (1998-02-01), Fujimoto
patent: 5930182 (1999-07-01), Lee
patent: 5946244 (1999-08-01), Manning
patent: 6002281 (1999-12-01), Jones et al.
patent: 6081462 (2000-06-01), Lee
patent: 6085345 (2000-07-01), Taylor
patent: 6088255 (2000-07-01), Matsuzaki et al.
patent: 6108793 (2000-08-01), Fujii et al.
patent: 6172537 (2001-01-01), Kanou et al.
patent: 6181174 (2001-01-01), Fujieda et al.
patent: 6184753 (2001-02-01), Ishimi et al.
patent: 6219384 (2001-04-01), Kliza et al.
patent: 6275079 (2001-08-01), Park
patent: 6292040 (2001-09-01), Iwamoto et al.
patent: 6313676 (2001-11-01), Abe et al.
patent: 6316976 (2001-11-01), Miller, Jr. et al.
patent: 6374360 (2002-04-01), Keeth et al.
patent: 6378079 (2002-04-01), Mullarkey
patent: 6381194 (2002-04-01), Li
patent: 6385129 (2002-05-01), Silvestri
patent: 6388480 (2002-05-01), Stubbs et al.
patent: 6414903 (2002-07-01), Keeth et al.
patent: 6421789 (2002-07-01), Ooishi
patent: 6421801 (2002-07-01), Maddux et al.
patent: 6438060 (2002-08-01), Li
patent: 6446180 (2002-09-01), Li et al.
patent: 6456130 (2002-09-01), Schnell
patent: 6476653 (2002-11-01), Matsuzaki
patent: 6492852 (2002-12-01), Fiscus
patent: 6605969 (2003-08-01), Mikhalev et al.
patent: 6876594 (2005-04-01), Griesmer et al.
patent: 2002/0017939 (2002-02-01), Okuda et al.
patent: 2002/0130691 (2002-09-01), Silvestri
patent: 2003/0011414 (2003-01-01), Bell
patent: 2003/0012320 (2003-01-01), Bell
patent: 2003/0079639 (2003-09-01), Bell et al.
patent: 2003/0214334 (2003-11-01), Gomm et al.
patent: 2003/0214338 (2003-11-01), Silvestri
patent: 2003/0215040 (2003-11-01), Bell et al.
Jang, Seong-Jin, et al., “A Compact Ring Delay Line for High Speed Synchronous DRAM”,IEEE 1998 Symposium on VLSI Circuits Digest of Technical Papers, (Jun. 11-13, 1998), 60-61.
Kim, Jae J., et al., “A low-jitter mixed-mode DLL for high-speed DRAM applications”,IEEE Journal of Solid State Circuits, 35(10), (Oct. 2000), 1430-1436.
Tamura, H., et al., “Partial response detection technique for driver power reduction in high speed memory-to-processor communications”,IEEE International Solid-State Circuits Conference, 1997. Digest of Technical Papers, 44th ISSCC., (1997),342-343, 482.
Bell Debra M.
Gomm Tyler J.
Cox Cassandra
Micro)n Technology, Inc.
Schwegman Lundberg Woessner & Kluth P.A.
LandOfFree
Measure-controlled circuit with frequency control does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Measure-controlled circuit with frequency control, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Measure-controlled circuit with frequency control will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3772086