Means for fast instruction decoding for a computer

Details Means for fast instruction decoding for a computer Means for fast instruction decoding for a computer

1983-07-29

1987-01-06

Eng, David Y.

Boots, shoes, and leggings

G06F 922

Patent

active

046351884

ABSTRACT:
A scheme for improving the decoding time of macroinstruction opcodes in a programmed computer is provided. By having a direct Instruction Jump Table responding to macroinstructions and a pipelined Address Jump Table responding to the same macroinstructions simultaneously, larger sequences of microinstructions are decoded in a minimum number of microcycles, thus resulting in a faster operating programmed computer.

REFERENCES:
patent: 3875391 (1975-04-01), Shapiro et al.
patent: 4010448 (1977-03-01), Bennett et al.
patent: 4354228 (1982-10-01), Moore et al.
patent: 4394736 (1983-07-01), Bernstein et al.
patent: 4450519 (1984-05-01), Guttag et al.

Affiliated with

Also associated with

Rating

Means for fast instruction decoding for a computer does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Means for fast instruction decoding for a computer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Means for fast instruction decoding for a computer will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-688644