Electrical transmission or interconnection systems – Nonlinear reactor systems – Parametrons
Patent
1981-06-15
1985-07-16
Anagnos, Larry N.
Electrical transmission or interconnection systems
Nonlinear reactor systems
Parametrons
307443, 307455, 307458, 307254, H03K 1901, H03K 19082, H03K 1704
Patent
active
045298947
ABSTRACT:
Disclosed is a means for enhancing logic circuit performance and more particularly, for enhancing the switching speeds of a variety of logic circuits. What is involved is the insertion of a so called "snap" or enhancement transistor connected to a common node defining an output of a basic logic circuit. In one example, the emitter of this "snap" transistor is connected to an output node in the circuit, which in conventional practice would be charged during an upgoing transition by a fixed RC time constant. In accordance with the present improvement, however, the "snap" transistor, due to charge stored therein, remains conducting--although the associated logic device is turned off. This current discharges as reverse base current and the output provides what appears to be an inductive voltage spike. The effect is that a temporary source of current is available to charge the common node. As a result, the transition time involved in going from one voltage level to another at the output node is substantially reduced.
REFERENCES:
patent: Re27804 (1973-10-01), Treadway
patent: 2964652 (1960-12-01), Yourke
patent: 3358154 (1967-12-01), Hung
patent: 3505535 (1970-04-01), Cavaliere
patent: 3518449 (1970-06-01), Chung
patent: 3549899 (1970-12-01), Beelitz
patent: 3564281 (1971-02-01), Tokunaga et al.
patent: 3699355 (1972-10-01), Madrazo et al.
patent: 3769524 (1973-10-01), Mathews
patent: 3914628 (1975-10-01), Pao et al.
patent: 4112314 (1978-09-01), Gani et al.
Cirovic, "Basic Electronics: Devices, Circuits, and Systems", Reston Publishing Co., pp. 71-72, 1974.
Perris, Jr. et al., "High Performance Bipolar P-MOS Logic Switching Circuit", IBM Tech. Disl. Bull., vol. 20, No. 1, pp. 184-185, Jun. 1977.
Chan Yuen H.
Dickerson James E.
Klara Walter S.
Kwap Theodore W.
Mosley Joseph M.
Anagnos Larry N.
Bertelson David R.
IBM Corporation
Ohlandt John F.
LandOfFree
Means for enhancing logic circuit performance does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Means for enhancing logic circuit performance, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Means for enhancing logic circuit performance will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1737920