Electricity: measuring and testing – Measuring – testing – or sensing electricity – per se – With rotor
Patent
1989-11-03
1991-04-16
Wieder, Kenneth
Electricity: measuring and testing
Measuring, testing, or sensing electricity, per se
With rotor
324158P, 29827, G01R 106, G01R 3102
Patent
active
050086154
ABSTRACT:
Apparatus and method of testing integrated circuits after the leads have been trimmed and partially formed, but before the package has been removed from the leadframe. One stage of a progressive trim and form process is adapted to test the integrated circuits by providing a membrane test head positioned underneath the IC package, wherein the membrane test head is coupled to an external tester. After the leads are electrically separated from each other end from the leadframe, the leads are aligned to the membrane test head and an inflatable bladder, which is positioned underneath the membrane test head, is inflated to couple the membrane test head to the leads. In this manner, one or more integrated circuits can be tested while still attached to the leadframe.
REFERENCES:
patent: 3596228 (1971-07-01), Reed, Jr.
patent: 3970934 (1976-07-01), Aksu
patent: 3984620 (1976-10-01), Robillard et al.
patent: 4204317 (1980-05-01), Winn
patent: 4466183 (1984-08-01), Burns
patent: 4567545 (1986-01-01), Nettler, Jr.
patent: 4689556 (1987-08-01), Cedrone
patent: 4701781 (1987-10-01), Sankhagowit
patent: 4763409 (1988-08-01), Takekawa et al.
patent: 4764723 (1988-08-01), Strid
patent: 4791473 (1988-12-01), Phy
patent: 4796080 (1989-01-01), Phy
patent: 4806409 (1989-02-01), Walter et al.
patent: 4820976 (1989-04-01), Brown
Barsotti et al., "Very High Density Probing", IEEE 1988, International Test Conference; pp. 608-614; 10-4-1988.
Leslie et al., "Membrane Probe Card Technology", IEEE 1988 International Test Conference; pp. 601-607, 12/1988.
Brochure: "Automatic Test Equipment for IC and VLSI Devices"; ANDO Electric, 12/1988.
Barbee Joe E.
Langley Stuart T.
Motorola Inc.
Nguyen Vinh P.
Wieder Kenneth
LandOfFree
Means and method for testing integrated circuits attached to a l does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Means and method for testing integrated circuits attached to a l, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Means and method for testing integrated circuits attached to a l will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-423558