Data processing: structural design – modeling – simulation – and em – Simulating electronic device or electrical system – Software program
Reexamination Certificate
2006-03-28
2006-03-28
Rodriguez, Paul L. (Department: 2123)
Data processing: structural design, modeling, simulation, and em
Simulating electronic device or electrical system
Software program
C714S006130, C714S015000, C713S152000, C707S793000, C707S793000, C707S793000
Reexamination Certificate
active
07020599
ABSTRACT:
A method for simulating different MTTR settings includes determining a simulated MTTR setting and providing a simulated checkpoint queue. The simulated checkpoint queue is associated with the simulated MTTR setting and is an ordered list of one or more elements. Each element represents a buffer, and the ordered list has a head and a tail. The method also includes providing a simulated write counter associated with the simulated MTTR setting. The method further includes, in response to detecting a change to a first buffer, checking if the first buffer is represented in the simulated checkpoint queue. If the first buffer is not represented in the simulated checkpoint queue, an element that represents the first buffer is linked to the tail of the simulated checkpoint queue. An MTTR advisory system includes a memory, one or more processors coupled to the memory, a simulated MTTR setting, a simulated checkpoint queue, and a simulated write counter. The simulated MTTR setting is maintained in the memory. The simulated checkpoint queue is maintained in the memory and associated with the simulated MTTR setting. The simulated write counter is also maintained in the memory, and is associated with the simulated MTTR setting. The simulated write counter provides a count of the number of times an element is removed from the simulated checkpoint queue, wherein the element is removed from the simulated checkpoint queue in response to a write out of a buffer from volatile memory and storing in nonvolatile memory.
REFERENCES:
patent: 5996088 (1999-11-01), Frank et al.
patent: 6253212 (2001-06-01), Loaiza et al.
patent: 6351754 (2002-02-01), Bridge, Jr. et al.
patent: 6493826 (2002-12-01), Schofield et al.
patent: 6631478 (2003-10-01), Wang et al.
patent: 6678704 (2004-01-01), Bridge, Jr. et al.
patent: 6735593 (2004-05-01), Williams
patent: 6826748 (2004-11-01), Hohensee et al.
patent: 2002/0091718 (2002-07-01), Bohannon et al.
patent: 2002/0099729 (2002-07-01), Chandrasekaran et al.
patent: 2002/0103819 (2002-08-01), Duvillier et al.
patent: 2003/0084372 (2003-05-01), Mock et al.
patent: 2004/0193658 (2004-09-01), Kawamura et al.
patent: 2004/0210577 (2004-10-01), Kundu et al.
patent: 2005/0131853 (2005-06-01), Sampath et al.
Lee et al., “Checkpointing schemes for fast restart in main memory database systems”, IEEE, 1997.
Nicola et al., “Comparative analysis of different models of checkpointing and recovery”, IEEE 1990.
Joshi et al., “Checkpointing in Oracle”, Proceedings of the 24th VLDB conference, 1998.
Tirthankar Lahiri et al., “Fast-Start: Quick Fault Recovery in Oracle”, in ACM SIGMOD Conference 2001, pp. 6.
The Entire File History of U.S. Appl. No. 10/092,047, filed Mar. 4, 2002, entitled, “Managing Checkpoint Queues In A Multiple Node”.
The Entire File History of U.S. Appl. No. 09/834,342, filed Apr. 13, 2001, entitled, System and Method For Predicting Cache.
The Entire File History of U.S. Appl. No. 10/645,987, filed Aug. 22, 2003, entitled, “Reducing Disk IO By Fill-Cache Write-Merging”.
Cao Qiang
Kumar Sushil
Lahiri Tirthankar
Li Yunrui
Putzolu Gianfranco
Oracle International Corporation (OIC)
Rodriguez Paul L.
Silicon Valley Patent & Group LLP
Thangavelu Kandasamy
LandOfFree
Mean time to recover (MTTR) advisory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Mean time to recover (MTTR) advisory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Mean time to recover (MTTR) advisory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3565921