Maximum likelihood sequence detector

Excavating

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

375 11, 375 94, G06F 1110, H03M 1312

Patent

active

053751299

ABSTRACT:
A maximum likelihood detector using the Viterbi algorithm for estimating a sequence of data bits received over a communication channel. Depending on the constraint length (C), a plurality of different states is associated with the transmitted bits (e.g. 16 if C=4). The detector comprises various data sources relating respectively to state transition probabilities (branch metrics, previous partial path metrics) and observed values of the received bits. Means are provided for calculating the partial path metrics for each state using values from said data sources. The calculating means comprise a common adder/accumulator for performing repeated additive arithmetic operations and for storing the cumulative result thereof. Multiplexing means are also provided for selectively coupling the data sources in a predetermined order to the adder/accumulator to implement the partial path metric calculation. The architecture is compatible with VLSI techniques and enables the detector to be implemented using minimal semiconductor area. The detector may be used independently as an equaliser or a decoder but in a preferred embodiment both these functions re-use the same common hardware in series enabling both the equaliser and decoder to be implemented in a single integrated circuit (i.e. on one `chip`).

REFERENCES:
patent: 4573155 (1986-02-01), Currie et al.
patent: 4675871 (1987-06-01), Gordon et al.
patent: 4730322 (1988-03-01), Pollara-Bozzola
patent: 4797887 (1989-01-01), Yamasaki et al.
patent: 4805174 (1989-02-01), Kubota et al.
patent: 4847871 (1989-07-01), Matsushita et al.
patent: 4932029 (1990-06-01), Heichler
patent: 4941154 (1990-07-01), Wei
patent: 4945538 (1990-07-01), Patel
Proceedings of the IEEE International Conference on Communications 1989, 11-14th Jun. 1989, Boston, U.S.; IEEE, New York, U.S., 1989; pp. 1096-1100, Thapar and Cioffi: "A block processing method for designing high-speed Viterbi detectors".
Fourth Joint Swedish-Soviet International Workshop on Information Theory, Gotland, SE, Aug. 1989; pp. 29-33, Hagenauer and Hoeher: "Concatenated Viterbi-Decoding".
IEEE Transactions on Cummunication Technology. vol. 38, No. 8, Aug. 1990, New York US, pp. 1138-1144. Paaske `Improved decoding for a concatenated coding system recommended by CCSDS`.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Maximum likelihood sequence detector does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Maximum likelihood sequence detector, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Maximum likelihood sequence detector will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2389670

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.