Maximizing capacitance per unit area while minimizing signal...

Details Maximizing capacitance per unit area while minimizing signal... Maximizing capacitance per unit area while minimizing signal...

2008-03-11

2008-03-11

Dinh, Tuan T. (Department: 2841)

Electricity: conductors and insulators

Conduits, cables or conductors

Preformed panel circuit arrangement

C174S258000, C174S255000, C174S256000, C361S749000, C361S762000, C439S607070, C439S677000

Reexamination Certificate

active

10798389

ABSTRACT:
A printed circuit board (PCB) is provided that maximizes compensation capacitance per unit area of the PCB while minimizing signal transmission delays in the PCB. The PCB includes a first section having a first dielectric constant (DK), a second section having a second DK lower than the first DK and provided above or below the first section, a plurality of crosstalk compensation elements provided in the first section, and a plurality of circuit elements provided in the second section.

REFERENCES:
patent: 5396397 (1995-03-01), McClanahan et al.
patent: 5700167 (1997-12-01), Pharney et al.
patent: 5915989 (1999-06-01), Adriaenssens et al.
patent: 5997358 (1999-12-01), Adriaenssens et al.
patent: 6042427 (2000-03-01), Adriaenssens et al.
patent: 6050843 (2000-04-01), Adriaenssens et al.
patent: 6057743 (2000-05-01), Aekins
patent: 6089923 (2000-07-01), Phommachanh
patent: 6168474 (2001-01-01), German et al.
patent: 6215372 (2001-04-01), Novak
patent: 6270381 (2001-08-01), Adriaenssens et al.
patent: 6353540 (2002-03-01), Narizuka et al.
patent: 6379157 (2002-04-01), Curry et al.
patent: 6441314 (2002-08-01), Rokugawa et al.
patent: 6483715 (2002-11-01), Chen
patent: 6509779 (2003-01-01), Yue et al.
patent: 6528145 (2003-03-01), Berger et al.
patent: 6533618 (2003-03-01), Aekins
patent: 6538210 (2003-03-01), Sugaya et al.
patent: 6563058 (2003-05-01), Mizutani et al.
patent: 6603668 (2003-08-01), Iwanami
patent: 6663946 (2003-12-01), Seri et al.
patent: 6678144 (2004-01-01), Higashi et al.
patent: 6734542 (2004-05-01), Nakatani et al.
patent: 6865090 (2005-03-01), Wajima et al.
patent: 6972893 (2005-12-01), Chen et al.
patent: 6984886 (2006-01-01), Ahn et al.
patent: 2001/0048592 (2001-12-01), Nimomiya
patent: 2002/0088977 (2002-07-01), Mori et al.
patent: 2002/0195270 (2002-12-01), Okubora et al.
patent: 2003/0024732 (2003-02-01), Ninomiya
patent: 2003/0075356 (2003-04-01), Horie
patent: 2003/0174484 (2003-09-01), Pai et al.
patent: 2003/0218870 (2003-11-01), Fisher et al.
patent: 2004/0040740 (2004-03-01), Nakatani et al.
patent: 2004/0147165 (2004-07-01), Celella et al.
patent: 2004/0184247 (2004-09-01), Adriaenssens et al.
patent: 2005/0254223 (2005-11-01), Hashim et al.
patent: 1 059 704 (2000-12-01), None
patent: WO 03/019734 (2003-03-01), None
Raghu Natarajan and J.P. Dougherty disclose Material Compatibility and Dielectric Properties of Co-Fired High and Low Dielectric Constant Ceramic Package in IEEE, 1997 Electronic Components and Technology Conference.

Affiliated with

Also associated with

Rating

Maximizing capacitance per unit area while minimizing signal... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Maximizing capacitance per unit area while minimizing signal..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Maximizing capacitance per unit area while minimizing signal... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3924474