Matrix memory in virtual ground architecture

Details Matrix memory in virtual ground architecture Matrix memory in virtual ground architecture

1997-08-01

1998-11-03

Nelms, David C.

Static information storage and retrieval

Read only systems

365104, 36518516, 36518517, 36518524, G11C 1700, G11C 1734

Patent

active

058318925

ABSTRACT:
A matrix memory with improved virtual ground architecture and evaluation circuit from which the informational content of two neighboring memory cells can be simultaneously read at a bit line during a read event. The memory cells with information "0" are realized, for example, by a respective field effect transistor with low threshold voltage. Every bit line provided for the readout is connected to the drain terminals of two neighboring field effect transistors in the same row. The source terminals are applied to one of two potentials that differ from one another. Depending upon which of the field effect transistors is conductive upon selection of the pertinent word line, different resultant potentials are obtained on the bit line. Such potentials are then converted in the evaluation circuit into binary signals that represent the read information.

REFERENCES:
patent: 5204835 (1993-04-01), Eitan

Affiliated with

Also associated with

Rating

Matrix memory in virtual ground architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Matrix memory in virtual ground architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Matrix memory in virtual ground architecture will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-697441