Matched multiplier circuit having reduced phase shift for...

Details Matched multiplier circuit having reduced phase shift for... Matched multiplier circuit having reduced phase shift for...

2008-10-02

2011-12-27

Chapman, Jr., John (Department: 2856)

Measuring and testing

Speed, velocity, or acceleration

Angular rate using gyroscopic or coriolis effect

Reexamination Certificate

active

08082789

ABSTRACT:
Apparatus and methods are provided for multiplier circuits having reduced phase shift. A multiplier circuit comprises an input node for an input signal and an output node for an output signal. A first multiplier is coupled to the input node and has a first multiplier output, wherein the first multiplier multiplies the input signal by a first signal to produce a second signal at the first multiplier output. A second multiplier is coupled to the output node and is matched to the first multiplier. The second multiplier multiplies the output signal by a third signal to produce a fourth signal at a second multiplier output. An amplifier is coupled to the first multiplier output and the second multiplier output and produces the output signal at an amplifier output coupled to the output node based upon the second signal and the fourth signal.

REFERENCES:
patent: 5983718 (1999-11-01), Wyse et al.
patent: 7444868 (2008-11-01), Johnson

Affiliated with

Also associated with

Rating

Matched multiplier circuit having reduced phase shift for... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Matched multiplier circuit having reduced phase shift for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Matched multiplier circuit having reduced phase shift for... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4307397