Data processing: structural design – modeling – simulation – and em – Simulating electronic device or electrical system – Circuit simulation
Reexamination Certificate
2007-09-04
2007-09-04
Rodriguez, Paul (Department: 2123)
Data processing: structural design, modeling, simulation, and em
Simulating electronic device or electrical system
Circuit simulation
C716S030000
Reexamination Certificate
active
10156170
ABSTRACT:
This invention relates to matched instruction set processor systems and method, system, and apparatus to efficiently compile hardware and software designs. A method to efficiently design and implement a matched instruction set processor system includes analyzing and mapping design specifications of the matched instruction set processor into application components, wherein each application component represents a reusable function commonly used in digital communication systems. The method further includes decomposing the matched instruction set processor system into interconnected design vectors. The method also includes examining fields of the interconnected design factors and mapping the interconnected design vectors into specific hardware and software elements.
REFERENCES:
patent: 5623684 (1997-04-01), El-Ghoroury et al.
patent: 5867400 (1999-02-01), El-Ghoroury et al.
patent: 6120549 (2000-09-01), Goslin et al.
patent: 6216258 (2001-04-01), Mohan et al.
patent: 6226776 (2001-05-01), Panchul et al.
patent: 6233540 (2001-05-01), Schaumont et al.
patent: 6484304 (2002-11-01), Ussery et al.
patent: 7000213 (2006-02-01), Banerjee et al.
patent: 7055019 (2006-05-01), El-Ghoroury
patent: 2002/0100029 (2002-07-01), Bowen
Bart Kienhuis et al.; “Compaan: Deriving Process Networks from Matlab for Embedded Signal Processing Architectures”, 2000, Proceedings of the Eighth International Workshop on Hardware/Software Codesign.
Josef Fleischmann et al.; “Protoyping Networked Embedded Systems”, 1999, Computer, Feb. 1999, vol. 32, Issue 2.
Weizheng Wang, “Simulink Communications Toolbox”, 1997, The MathWorks, Inc.
Daniel D. Gajski et al.; “System Design Methodologies: Aiming at the 100 h Design Cycle”, 1996, IEEE Transactions on Very Large Scale Integration Systems, vol. 4, No. 1, Mar. 1996.
Volker Aue et al.; “MATLAB based codesign framework for wireless broadband communication DSPs”, Proceedings of 2001 IEEE International Conference on Acoustics, Speech, and Signal Processing, 2001, vol.2, May 2001.
P. Banerjee et al.; “A MATLAB compiler for distributed, heterogeneous, reconfigurable computing systems”, Apr. 2000, 2000 IEEE Symposium on Filed Programmable Custom Computing Machines, pp. 39-48.
M. Haldar et al.; “FPGA hardware synthesis from MATLAB”, Jan. 2001, Fourteenth International Conference on VLSI Design, pp. 299-304.
M. Haldar et al.; “Automated synthesis of pipelined designs on FPGAs for signal and image processing applications described in MATLAB”, Feb. 2001, Design Automation Conference, Proceedings of the ASP-DAC 2001, Asia and South Pacific, pp. 645-648.
Maya Gokhale et al.; “Stream-Oriented FPGA Computing in the Streams-C High Level Language”, Apr. 2000, IEEE Symposium on Field Programmable Custom Computing Machines, pp. 49-56.
Slomka et al.; “Generating mixed hardware/software systems from SDL specifications”, 2001, Proceedings of the Ninth International Symposium on Hardware/Software Codesign, pp. 116-120.
Kuhn et al.; “Description and Simulation of hardware/software systems with Java”, 1999, Proceedings of 36th Design Automation Conference, pp. 790-793.
Blakely , Sokoloff, Taylor & Zafman LLP
Ellipsis Digital Systems, Inc.
Guill Russ
Rodriguez Paul
LandOfFree
Matched instruction set processor systems and method,... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Matched instruction set processor systems and method,..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Matched instruction set processor systems and method,... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3799380