Electricity: conductors and insulators – Conduits – cables or conductors – Preformed panel circuit arrangement
Reexamination Certificate
2011-05-03
2011-05-03
Norris, Jeremy C (Department: 2835)
Electricity: conductors and insulators
Conduits, cables or conductors
Preformed panel circuit arrangement
C361S792000
Reexamination Certificate
active
07935896
ABSTRACT:
Disclosed are methodologies for defining matched-impedance footprints on a substrate such as a printed circuit board, for example, that is adapted to receive an electrical component having an arrangement of terminal leads. Such a footprint may include an arrangement of electrically-conductive pads and an arrangement of electrically-conductive vias. The via arrangement may differ from the pad arrangement. The vias may be arranged to increase routing density, while limiting cross-talk and providing for matched impedance between the component and the substrate. The via arrangement may be altered to achieve a desired routing density on a layer of the board. Increasing the routing density may decrease the number of board layers, which tends to decrease capacitance and thereby increase impedance. Ground vias and signal vias may be arranged with respect to one another in such a manner as to affect impedance. Thus, the via arrangement may be altered to achieve an impedance that matches the impedance of the component. The via arrangement may be also be altered to limit cross-talk among neighboring signal conductors. Thus, the via arrangement may be defined to balance the impedance, cross-talk, and routing density requirements of the system.
REFERENCES:
patent: 4636919 (1987-01-01), Itakura et al.
patent: 5516030 (1996-05-01), Denton
patent: 5784262 (1998-07-01), Sherman
patent: 6150729 (2000-11-01), Ghahghahi et al.
patent: 6198635 (2001-03-01), Shenoy et al.
patent: 6232564 (2001-05-01), Arndt et al.
patent: 6373139 (2002-04-01), Clark
patent: 6530790 (2003-03-01), McNamara
patent: 6538213 (2003-03-01), Carden et al.
patent: 6717825 (2004-04-01), Volstorf
patent: 6950066 (2005-09-01), Hendler et al.
patent: 7062742 (2006-06-01), Miller
patent: 7239526 (2007-07-01), Bibee
patent: 7242592 (2007-07-01), Payne
patent: 7380233 (2008-05-01), Bickford et al.
patent: 7448909 (2008-11-01), Regnier et al.
patent: 2006/0232301 (2006-10-01), Morlion et al.
patent: 2005081595 (2005-09-01), None
patent: 2005081596 (2005-09-01), None
patent: 2006053891 (2006-05-01), None
DeGeest, J. Ph.D. et al., Connector Footprint Optimzation Enables 10Gb+ Signal Transmission, DesignCON 2005, 1-25.
In the U.S. Patent Office, Non-Final Office Action re U.S. Appl. No. 11/388,549, filed Mar. 24, 2006, dated Oct. 6, 2008, 51 pages.
DeGeest Jan
Heyvaert Winnie
Morlion Danny L. C.
Sercu Stefaan
FCI
Norris Jeremy C
Woodcock & Washburn LLP
LandOfFree
Matched-impedance connector footprints does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Matched-impedance connector footprints, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Matched-impedance connector footprints will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2629924