Matched capacitor array

Details Matched capacitor array Matched capacitor array

2002-11-12

2003-09-02

Dinkins, Anthony (Department: 2831)

Electricity: electrical systems and devices

Electrostatic capacitors

Fixed capacitor

C361S310000

Reexamination Certificate

active

06614645

ABSTRACT:

FIELD OF THE INVENTION
Embodiments of the present invention relate to matched capacitor arrays, and more particularly to reducing capacitance variations within a matched capacitor array.
BACKGROUND OF THE INVENTION
Various integrated circuits, such as analog-to-digital converters, digital-to-analog converters, switch capacitor filters, and the like, utilize matched capacitor arrays. As integrated circuit technology progresses, the matching of such capacitor arrays requires ever increasing precision. The precision to which the capacitors can be matched is influenced by the physical uniformity of the capacitor structures and the electrical coupling between adjacent capacitors.
For parallel plate capacitor structures, which are typically utilized in matched capacitor arrays, the capacitance is proportional to the area of the overlapping plates and inversely proportional to the separation thereof. Furthermore, as minimum feature sizes decrease, it becomes increasingly more difficult to maintain the uniformity of structures. Hence, it also becomes more difficult to reduce capacitance variations. For example, alignment errors increase as the number of masks required for forming the structure increases. Furthermore, the planarity of the wafer surface degrades as layers are formed thereupon. The non-planar surface introduces non-uniformity in the thickness of the layers formed thereupon. The non-planar surface also introduces non-uniformity in the line edges of the patterned photo mask, and hence the line edges of the etched structures.
Referring to
FIGS. 1A-1B
, top and side section views of a capacitor array
100
, in accordance with the conventional art, is shown. The capacitor array
100
comprises a plurality of top plates
105
and a plurality of bottom plates
110
. The top
105
and bottom
110
plates are separated by a dielectric material
115
. Each individual top plate
105
is aligned with a respective bottom plate
110
to form a capacitor (e.g., C
1
-C
16
). Typically, the top plates
105
are electrically connected in common. Individual electrical connections are provided to each bottom plate
110
.
The interior edges of the individual capacitors
120
,
125
along the periphery of the array
100
each have an adjacent capacitor; while the exterior edges of the individual capacitors
130
,
135
do not have an adjacent capacitor. The deposition, lithography and etching processes utilized in forming the various structures are influenced by non-uniformity of the surface that they act upon. Thus, the presence or absence of adjacent structure may result in a wider or narrower dielectric layer along an edge, which results in variations in the separation between the plates. The presence or absence of adjacent structure may also result in a wider or narrower line edge in the top and/or bottom plates, which results in variations in the area of the plates. The primary capacitance of each capacitor is influenced by such variations in the adjacent structure.
The physical structure of the various capacitors in the array
100
are influenced differently. For example, the capacitors at the corners (e.g., C
1
) only have adjacent structures on two sides. The capacitors along the periphery (e.g., C
5
), but not the corners, have adjacent structures on three sides. While the capacitors in the interior (e.g., C
6
) of the array have adjacent structures on all four sides. Therefore, various capacitors will have different primary capacitance values.
In addition, as the separation between adjacent capacitors is reduced, parasitic capacitance, caused by the cross-coupling of oppositely disposed plates of adjacent capacitors, increases. The presence or absence of adjacent capacitors influences the parasitic capacitances of the various capacitors. For example, the capacitors at the corners (e.g., C
1
, C
4
, C
13
, C
16
) of the array
100
have two adjacent capacitors. Therefore, the corner capacitors (e.g., C
1
, C
4
, C
13
, C
16
) have two parasitic capacitances contributing to their total capacitance. The capacitors along the periphery of the array
100
(e.g., C
2
, C
3
, C
5
, C
8
, C
9
, C
12
, C
14
, C
15
) have adjacent structures on three sides. Therefore, the capacitors along the periphery (e.g., C
2
, C
3
, C
5
, C
8
, C
9
, C
12
, C
14
, C
15
) have three parasitic capacitances contributing to their total capacitance. The capacitors in the interior of the array
100
(e.g., C
6
, C
7
, C
10
, C
11
) have adjacent structures on all four sides. Therefore, the interior capacitors (e.g., C
6
, C
7
, C
10
, C
11
) have four parasitic capacitances contributing to their total capacitance. Thus, various capacitors will have different parasitic capacitance values.
For the exemplary capacitor array
100
shown in
FIG. 1
, the total capacitance for each capacitor is represented by the equations in Table 1. For example, the total capacitance of capacitor C
1
is equal to the sum of the primary capacitance C
1-1
of capacitor C
1
, the cross-coupled capacitance C
1-2
between capacitors C
1
and C
2
, and the cross-coupled capacitance C
1-5
between capacitors C
1
and C
5
.
TABLE 1
C1 = C
1-1
+ C
1-2
+ C
1-5
C9 = C
9-9
+ C
9-5
+ C
9-10
+ C
9-13
C2 = C
2-2
+ C
2-1
+ C
2-3
+ C
2-6
C10 = C
10-10
+ C
10-6
+ C
10-9
+
C
10-11
+ C
10-14
C3 = C
3-3
+ C
3-2
+ C
3-4
+ C
3-7
C11 = C
11-11
+ C
11-7
+ C
11-10
+
C
11-12
+ C
11-15
C4 = C
4-4
+ C
4-3
+ C
4-8
C12 = C
12-12
+ C
12-8
+ C
12-11
+
C
12-16
C5 = C
5-5
+ C
5-1
+ C
5-6
+ C
5-9
C13 = C
13-13
+ C
13-9
+ C
13-14
C6 = C
6-6
+ C
6-2
+ C
6-5
+ C
6-7
+
C14 = C
14-14
+ C
14-10
+ C
14-13
+
C
6-10
C
14-15
C7 = C
7-7
+ C
7-3
+ C
7-6
+ C
7-8
+
C15 = C
15-15
+ C
15-11
+ C
15-14
+
C
7-11
C
15-16
C8 = C
8-8
+ C
8-4
+ C
8-7
+ C
8-12
C16 = C
16-16
+ C
16-12
+ C
16-15
The combined cross-coupling between a particular capacitor and multiple adjacent capacitors is referred to hereinafter as interdigitating capacitance.
Accordingly, conventional capacitor arrays suffer from variations in the physical (e.g., geometric) properties of the individual capacitors. Thus, precise capacitance matching in conventional capacitor arrays is problematic due to the physical variations. Conventional capacitor arrays also suffer from variations in the interdigitating capacitance of the individual capacitors. Thus, precise capacitance matching in conventional capacitor arrays is problematic due to parasitic capacitance variations.
SUMMARY OF THE INVENTION
A capacitor array, having substantially matched capacitances, is disclosed. In one embodiment, the capacitor array comprises a plurality of core capacitors arranged in a plurality of rows and a plurality of columns. A plurality of guard capacitors are arranged such that there is a guard capacitor at the beginning and end of each of the rows and columns of core capacitors. A plurality of fringe capacitors are arranged between the guard capacitors and the core capacitors. The top plates of the core capacitors and the top plates of the fringe capacitors are coupled to a first node of a circuit. The top and bottom plates of the guard capacitors and the bottom plates of the fringe capacitors are coupled to ground. Each of the bottom plates of the core capacitors are independently coupled to a respective independent node of the circuit. The various capacitors of the array and the means for coupling them are uniformly distributed such that each core capacitor is uniformly influenced by its adjacent structure. As a result, variations in the primary capacitance of each core capacitor are substantially reduced. The total capacitance of each core capacitor also has substantially equal parasitic capacitance components.


REFERENCES:
patent: 5428499 (199

Affiliated with

Also associated with

Rating

Matched capacitor array does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Matched capacitor array, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Matched capacitor array will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3026122