Match detect logic for multi-byte per cycle hardware data compre

Details Match detect logic for multi-byte per cycle hardware data compre Match detect logic for multi-byte per cycle hardware data compre

1997-10-07

1999-07-27

Hoff, Marc S.

Coded data generation or conversion

Digital code to digital code converters

Adaptive coding

341 50, H03M 730

Patent

active

059297913

ABSTRACT:
A multi-byte per cycle string matching apparatus for compression of text files compares an input stream, at least two bytes per cycle, against cells of a history buffer and detects all match state trajectories indicative of a string, generates a corresponding signal, prioritizes among multiple concurrent strings and outputs a string termination signal based on that priority.

REFERENCES:
patent: 5771011 (1998-06-01), Masenas

Affiliated with

Also associated with

Rating

Match detect logic for multi-byte per cycle hardware data compre does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Match detect logic for multi-byte per cycle hardware data compre, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Match detect logic for multi-byte per cycle hardware data compre will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-883961