Active solid-state devices (e.g. – transistors – solid-state diode – Gate arrays – Having specific type of active device
Patent
1994-08-01
1998-08-18
Loke, Steven H.
Active solid-state devices (e.g., transistors, solid-state diode
Gate arrays
Having specific type of active device
257204, 257208, 257211, H01L 2710
Patent
active
057961298
ABSTRACT:
A master slice type gate array has a plurality of block areas. Each block area includes a plurality of basic cells arranged in a matrix. Different block areas have transistors with different channel widths. Within each of the block areas, a plurality of basic cells are connected to one another through a wiring layer to form function cells. First layer wirings for the function cells are completed within an area between rows of power source wirings Vdd and Vss of the first layer in the transverse direction. Contacts for connecting the sources and drains of P- and N-channel type MOS transistors to the first layer wirings are arranged in rows. Even if the channel widths are changed, the position of the contacts for forming the function cells and the wiring pattern remain unchanged for every block. Therefore, the master slice type gate array can be optimized for various performance parameters such as speed, integration, power consumption and other factors. As a result, the number of steps required to arrange the function cells can be reduced.
REFERENCES:
patent: 5063430 (1991-11-01), Mori
Loke Steven H.
Seiko Epson Corp.
LandOfFree
Master slice type integrated circuit system having block areas o does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Master slice type integrated circuit system having block areas o, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Master slice type integrated circuit system having block areas o will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1116811