Master/slave sequencing processor with forced I/O

Details Master/slave sequencing processor with forced I/O Master/slave sequencing processor with forced I/O

1985-12-12

1988-05-17

Zache, Raulfe B.

Boots, shoes, and leggings

G06F 1516

Patent

active

047455446

ABSTRACT:
An array processor operating in the forced I/O mode includes a master controller (12) for generating sequenced commands for output to slave address generators (52) (54) and (62). The slave (52) and (54) operate in a data processing and a forced I/O mode. Each of the slaves have a set of data instructions and a set of I/O instructions therein. The data instructions are sequenced through in accordance with the sequenced commands generated by the master controller (12) synchronously and in parallel with the other slaves to generate addresses for memories (76) and (80). The master controller (12) initiates the I/O mode with runs independent and asychronously with respect to the sequenced commands to interface with an external I/O device (98). This data is transferred to the associated data memory and, when full, the operation alternates such that the other slave is in the I/O mode and the other data memory is utilized for storing I/O data.

REFERENCES:
patent: 4539655 (1985-09-01), Trussell et al.
patent: 4674033 (1987-06-01), Miller

Affiliated with

Also associated with

Rating

Master/slave sequencing processor with forced I/O does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Master/slave sequencing processor with forced I/O, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Master/slave sequencing processor with forced I/O will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1885541