Master-slave multiplex communication system and PLL circuit appl

Details Master-slave multiplex communication system and PLL circuit appl Master-slave multiplex communication system and PLL circuit appl

1995-09-05

1997-07-15

Safourek, Benedict V.

Multiplex communications

Fault recovery

Bypass an inoperative channel

370517, 375357, 375376, H04L 708

Patent

active

056489641

ABSTRACT:
A sharp phase variation of a clock is suppressed when master/slave status of a first and second communication device is changed over. The first and second communication devices respectively include clock selection circuits and clock production circuits for producing a synchronous clock from the selected clock, respectively, and supply the selected clock as the synchronous clock to the other communication device which is a mating-side device. One of the first and the second communication devices is a reference selection side and becomes a slave side, and the other device is a mating synchronous clock selection side and becomes a master side. Respective data signals from the communication devices are bit multiplexed in a multiplexing device on the basis of the synchronous clock. The first communication device includes a delay circuit for delaying the mating-side synchronous clock by a phase difference between a clock transmitted from the selection circuit through the clock production circuit and a clock transmitted in the mating-side device from the selection circuit through the selection circuit and the clock production circuit. In this manner, both clocks inputted into the selection circuits are made synchronous by the delay processing, so that a sharp phase variation at the master/slave changeover is suppressed and the multiplexed output from the multiplexing device remains virtually undisturbed during a master/slave change over event.

REFERENCES:
patent: 4349914 (1982-09-01), Evans
patent: 4633193 (1986-12-01), Scordo
patent: 4651103 (1987-03-01), Grimes
patent: 4849993 (1989-07-01), Johnson et al.
patent: 4929917 (1990-05-01), Yokogawa et al.
patent: 5059925 (1991-10-01), Weisbloom
patent: 5157696 (1992-10-01), Hara
patent: 5515403 (1996-05-01), Sloan et al.

Affiliated with

Also associated with

Rating

Master-slave multiplex communication system and PLL circuit appl does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Master-slave multiplex communication system and PLL circuit appl, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Master-slave multiplex communication system and PLL circuit appl will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1497026