Master slave delay locked loops and uses thereof

Details Master slave delay locked loops and uses thereof Master slave delay locked loops and uses thereof

2011-04-26

2011-04-26

Hiltunen, Thomas J (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Synchronizing

C327S149000

Reexamination Certificate

active

07932756

ABSTRACT:
Various systems and methods for delaying a signal relative to another signal are disclosed. As one example, a delay lock loop circuit is disclosed that includes at least two delay stages. Each of the aforementioned delay stages include a plurality of selectable delay elements. Such selectable delay elements may be, but are not limited to, a plurality of single input buffers, and a plurality of multiple input logic gates. Further, a first of the delay stages is selectably driven by one of a first signal and a reference signal, and the stage provides a first stage output. A second of the delay stages is selectably driven by one of a second signal and the first stage output, and the stage provides a second stage output. The circuit further includes a mode signal that has at least two states. One of the two states causes the first signal to drive the first delay stage and the second signal to drive the second delay stage, and the other state causes the reference signal to drive the first delay stage and the first stage output to drive the second delay stage. In some cases, the first state is referred to as a slave state and the second state is referred to as a master state. In addition, the circuit includes a feedback loop.

REFERENCES:
patent: 5515403 (1996-05-01), Sloan et al.
patent: 6400197 (2002-06-01), Lai et al.
patent: 6452431 (2002-09-01), Waldrop
patent: 6850107 (2005-02-01), Gomm
patent: 7075285 (2006-07-01), Chin
patent: 7206369 (2007-04-01), Findley et al.
patent: 7423468 (2008-09-01), Cho
patent: 7495487 (2009-02-01), Ma et al.
patent: 7668679 (2010-02-01), Best
patent: 7671648 (2010-03-01), Kwak
patent: 2005/0083099 (2005-04-01), Lin
patent: 2005/0105349 (2005-05-01), Dahlberg et al.
patent: 2005/0253572 (2005-11-01), Chin
patent: 2007/0132497 (2007-06-01), Chae
patent: 2007/0237010 (2007-10-01), Hong et al.
patent: 2009/0238017 (2009-09-01), Wakasa
U.S. Appl. No. 11/832,021, filed Aug. 1, 2007, Heragu.
U.S. Appl. No. 11/832,030, filed Aug. 1, 2007, Nisha.
U.S. Appl. No. 11/832,045, filed Aug. 1, 2007, Heragu.

Affiliated with

Also associated with

Rating

Master slave delay locked loops and uses thereof does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Master slave delay locked loops and uses thereof, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Master slave delay locked loops and uses thereof will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2689012