Master ECL bias voltage regulator

Details Master ECL bias voltage regulator Master ECL bias voltage regulator

1991-05-10

1992-12-29

Stephan, Steven L.

Electricity: power supply or regulation systems

Self-regulating

Using a three or more terminal semiconductive device as the...

323313, 323907, G05F 316

Patent

active

051754886

ABSTRACT:
A master bias voltage regulator circuit (5) has an output node for supplying a temperature compensated reference voltage (VREF1) to an input node of at least one slave ECL bias regulator circuit (4). The temperature compensated reference voltage is also compensated for a temperature-related characteristic of at least one ECL load, such as an ECL gate (2), and is also compensated for a temperature-related characteristic of the at least one slave ECL bias regulator circuit. VREF1 is sourced from an emitter of an output transistor (5Q7) and the collector of the output transistor is coupled to the emitter of a matching transistor. This technique is shown to provide improvements, relative to the prior art, in output reference voltage stability over variations in power supply voltage, temperature and process variations, while also reducing power consumption.

REFERENCES:
patent: 3893018 (1975-07-01), Marley
patent: 4100477 (1978-07-01), Tam
patent: 4277739 (1981-07-01), Priel
patent: 4553083 (1985-11-01), Yang
patent: 4651038 (1987-03-01), Cline et al.
patent: 4684880 (1987-08-01), Chan
patent: 5025179 (1991-06-01), Freitas

Affiliated with

Also associated with

Rating

Master ECL bias voltage regulator does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Master ECL bias voltage regulator, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Master ECL bias voltage regulator will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1890109