Master clock system for a parallel variable speed constant frequ

Details Master clock system for a parallel variable speed constant frequ Master clock system for a parallel variable speed constant frequ

1986-12-05

1987-11-17

Miska, Vit W.

Horology: time measuring systems or devices

Plural timepiece system or system device

307 87, G04C 1100, H02J 100

Patent

active

047071427

ABSTRACT:
A clock control system for a multiple channel electric power system includes a master clock circuit and control circuitry in each parallel connected channel. The channel control circuits are intially phase-locked to a master clock signal. If the master clock signal is out of a preselected frequency range, the individual channel control circuits are decoupled from the master clock signal and one of those circuits produces a backup clock signal. The control circuits in the remaining channels are then phase-locked with the backup clock signal to provide continued parallel system operation.

REFERENCES:
patent: 3321693 (1967-05-01), Heinrich et al.
patent: 3381205 (1968-04-01), Howell et al.
patent: 3657633 (1972-04-01), Urish
patent: 4429233 (1984-01-01), Kamiluer
patent: 4516035 (1985-05-01), Rhoads et al.
patent: 4520319 (1985-05-01), Baker

Affiliated with

Also associated with

Rating

Master clock system for a parallel variable speed constant frequ does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Master clock system for a parallel variable speed constant frequ, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Master clock system for a parallel variable speed constant frequ will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1447287