Boots – shoes – and leggings
Patent
1992-05-12
1996-12-03
Coleman, Eric
Boots, shoes, and leggings
364249, 364252, 3642598, 364DIG1, G06F 1300
Patent
active
055817734
ABSTRACT:
A parallel processor adapted to be used as a vector co-processor to a host computer, comprising a plurality of 1-bit processing elements (PEs) and an associated rapidly accessed memory and lateral data path switch providing rapid computational processing of data contained within contiguous bit locations of each 1-bit, and rapid lateral transfer between 1-bit PEs. The PEs implement the data logical and computational processing with a reduced instruction set. Rapid data transfer between the PE and the associated memory is provided by implementing such elements on a common semi-conductor substrate having shared data address and control signals, thus reducing the complexity of circuitry external to the chip. Flexible and rapid data transfer between and among PEs is provided with a switch element comprising a cross-bar which allows the parallel processor to provide rapid processing of video and other data. A preferred embodiment discussed herein implements the parallel processor using multi-port video DRAM devices as column-aligned parallel processors.
REFERENCES:
patent: 4627020 (1986-12-01), Anderson
patent: 4636783 (1987-01-01), Omachi
patent: 4773038 (1988-09-01), Hillis et al.
patent: 4805091 (1989-02-01), Theil et al.
patent: 4806920 (1989-02-01), Sawada
patent: 4827403 (1989-05-01), Steel, Jr. et al.
patent: 4860248 (1989-08-01), Lumelsky
patent: 4907148 (1990-03-01), Morton
patent: 4985832 (1991-01-01), Gramdalski
patent: 5008815 (1991-04-01), Hillis
patent: 5014235 (1991-05-01), Morton
patent: 5111192 (1992-05-01), Kadakia
patent: 5197140 (1993-03-01), Balmer
patent: 5299159 (1994-03-01), Balistreri
patent: 5369618 (1994-11-01), Takasugi
patent: 5381163 (1995-01-01), Yokoyama
patent: 5475649 (1995-12-01), Balistreri
Preliminary Specification-MT43C4257/8 Rev Jan. 1991 Micron Technology, Boise Idaho.
Triple-Port DRAM (specification w/ applications) Micron Technology, Boise Idaho.
64-to-64 Crossbar Switch (XBAR) Preliminary, Apr. 89 LSI Logic Corporation, Milpitas, CA.
"The AIS-5000 Parallel Processor" L. A. Scmidt and S. S. Wilson, pp. 320-330 IEEE Trans. on Pat. Anal. and Mach. Int., vol. 10 No.3 May 88.
"DAP Architecture", Chapt. 2, DAP Series Technical Overview, Active Memory Technology, Inc., Berkshire, U. K.
"The MasPar MP-1 Hardware and Software Overview", Appendix (?), pp. A1-A11.
Smart Memories, by Peter Wayner, Byte, Mar. 1991 pp. 147-152.
Coleman Eric
Matzuk Stephen G.
LandOfFree
Massively parallel SIMD processor which selectively transfers in does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Massively parallel SIMD processor which selectively transfers in, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Massively parallel SIMD processor which selectively transfers in will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-795300