Mask-programmed integrated circuits having timing and logic comp

Details Mask-programmed integrated circuits having timing and logic comp Mask-programmed integrated circuits having timing and logic comp

1993-03-12

1996-08-27

Voeltz, Emanuel T.

Excavating

364491, 364488, 395921, G01R 3128

Patent

active

055508391

ABSTRACT:
Method and apparatus for producing mask-configured integrated circuits which are pin, logic, and timing compatible substitutes for user-configured logic arrays, without the need for logic or timing simulations of the mask-configured circuit design. Scan testing networks of test blocks and modified flip flops are included in the mask-configured substitutes to test functionality. Logic compatibility to the user-configured logic array (an FPGA) is preserved by clustering together in the mask-configured integrated circuit (a gate array) all of the logic gates which perform the functions of a particular FPGA logic block. Moreover, only those FPGA logic gates or functions which are used are replicated in the gate array, to conserve chip area. Test blocks are inserted in the gate array only where needed, i.e. at the output of any function generator that has connections external to the configurable logic block, and all flip flops are modified to also function as test blocks in a test mode. All logic blocks along asynchronous data paths in the FPGA are timing matched by delay elements in the mask-programmed substitute to preserve timing compatibility to the FPGA.

REFERENCES:
patent: 4602339 (1986-07-01), Aihara et al.
patent: 4799004 (1989-01-01), Mori
patent: 4960724 (1990-10-01), Watanabe et al.
patent: 5068603 (1991-11-01), Mahoney
patent: 5072402 (1991-10-01), Ashtaputre et al.
patent: 5224056 (1993-06-01), Chene et al.
patent: 5252917 (1993-10-01), Kadowaki
patent: 5343406 (1994-08-01), Freeman et al
Roth, J. P., "Diagnosis of Automata Failures: A Calculus and a Method," IBM J. Res. Develop., vol. 10, pp. 278-291, Jul. 1966.

Affiliated with

Also associated with

Rating

Mask-programmed integrated circuits having timing and logic comp does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Mask-programmed integrated circuits having timing and logic comp, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Mask-programmed integrated circuits having timing and logic comp will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1061542