Marking in history table instructions slowable/delayable for...

Electrical computers and digital processing systems: processing – Instruction issuing

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C712S205000, C712S216000

Reexamination Certificate

active

06954848

ABSTRACT:
After an instruction loads data into a register at a first time, the register is monitored to see if it is read in a next clock cycle. When the data is not read in the next clock cycle, the instruction is classified as a slowable instruction. An instruction address associated with the instruction is used to update a history table. The history table stores information to indicate if an instruction is a slowable instruction or a non-slowable instruction. When the instruction address of the instruction is encountered at a second time, the history table is used to determine if the instruction is slowable or non-slowable.

REFERENCES:
patent: 5442761 (1995-08-01), Toda et al.
patent: 5815698 (1998-09-01), Holmann et al.
patent: 6553484 (2003-04-01), Sawamura

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Marking in history table instructions slowable/delayable for... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Marking in history table instructions slowable/delayable for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Marking in history table instructions slowable/delayable for... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3476231

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.