Semiconductor device manufacturing: process – Formation of electrically isolated lateral semiconductive... – Having substrate registration feature
Reexamination Certificate
2007-09-18
2007-09-18
Wilczewski, M. (Department: 2822)
Semiconductor device manufacturing: process
Formation of electrically isolated lateral semiconductive...
Having substrate registration feature
C438S975000, C250S559300
Reexamination Certificate
active
10879707
ABSTRACT:
A method for manufacturing a marker structure including line elements and trench elements arranged in a repetitive order includes filling the trench elements with silicon dioxide and leveling the marker structure. A sacrificial oxide layer is grown on the semiconductor surface, and a first subset of the line elements is exposed to an ion implantation beam including a dopant species to dope and change an etching rate of the first subset. The substrate is annealed to activate the dopant species, and the semiconductor surface is etched to remove the sacrificial oxide layer and to level the first subset to a first level and to create a topology such that the first subset has a first level differing from a second level of a surface portion of the marker structure different from the first subset.
REFERENCES:
patent: 6368937 (2002-04-01), Nakamura
patent: 6440816 (2002-08-01), Farrow et al.
patent: 6656815 (2003-12-01), Coolbaugh et al.
patent: 6753236 (2004-06-01), Feldner et al.
patent: 6825096 (2004-11-01), Weis
patent: 6958281 (2005-10-01), Kwon
patent: 6995060 (2006-02-01), Ding
patent: 2002/0102811 (2002-08-01), Farrow et al.
patent: 2003/0119274 (2003-06-01), Weis
patent: 2004/0114143 (2004-06-01), Van Haren et al.
patent: 2004/0198018 (2004-10-01), Fukuda
patent: 2005/0009287 (2005-01-01), Oh et al.
patent: 2005/0189502 (2005-09-01), Van Bilsen et al.
patent: 2006/0057815 (2006-03-01), Kim
Lalbahadoersing Sanjaysingh
Megens Henry
Van Haren Richard Johannes Franciscus
ASML Nertherlands B.V.
Pillsbury Winthrop Shaw & Pittman LLP
Wilczewski M.
LandOfFree
Marker for alignment of non-transparent gate layer, method... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Marker for alignment of non-transparent gate layer, method..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Marker for alignment of non-transparent gate layer, method... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3742693