Pulse or digital communications – Receivers – Particular pulse demodulator or detector
Reexamination Certificate
2011-04-19
2011-04-19
Liu, Shuwang (Department: 2611)
Pulse or digital communications
Receivers
Particular pulse demodulator or detector
C375S253000, C375S262000, C375S265000
Reexamination Certificate
active
07929646
ABSTRACT:
A MAP decoder, or a turbo decoder having constituted MAP decoders, is configured with bi-directional sliding windows. A sliding window architecture is applied to the forward state metric (FSM) calculation of an encoded data block having a trellis with N time-steps. The data block is divided into smaller sub-blocks and a forward recursion of two or more of the sub-blocks are performed in parallel to obtain FSMs. Each sub-block overlaps with a previous sub-block by k time-steps, where k is an integer value greater than zero. This provides a good approximation of the FSMs at time-step k+t of the sub-block. The FSMs associated with the first k time steps of each sub-block, other than the first sub-block, are discarded. A reverse recursion of each sub-block is also performed to obtain reverse state metrics (RSM) for the sub-block. Likelihood ratios are then calculated based on the FSMs and RSMs.
REFERENCES:
patent: 6754290 (2004-06-01), Halter
patent: 2002/0174401 (2002-11-01), Wang et al.
patent: 2003/0097633 (2003-05-01), Nguyen
patent: 2004/0111659 (2004-06-01), Lu et al.
patent: 1521374 (2005-04-01), None
Yoon et al. (Turbo Decoder Implementation, 2001, IEEE, vol. 3, pp. 1824-1828).
Zhongfeng Wang et al: “Area-Efficient High-Speed Decoding Schemes for Turbo Decoders”, IEEE Transactions on Very Large Scale Integration (VLS() Systems, IEEE Service Center, Piscataway, NJ, US, vol. 10, No. 6, Dec. 2002; XP-011080598; ISSN: 1063-8210; Abstract.
Jah-Mind Hsu et al.: “A parallel decoding scheme for turbo codes”, Circuits and Systems, 1998, ISCAAS 1998, Proceedings of the 1998 IEEE International Symposium on Monterey, Ca, USA May 31-Jun. 3, 1998, New York,, NY US, IEEE, US. May 31, 1998, pp. 455-448, XP010289456; ISMN: 0-7803-4455-3; Abstract; pp. 445-447; Figs. 1, 4a; 4b, 5, 6.
Mansour M M et al.: “VLSI architectures for SISO-APP Decoders”, IEEE Transactions on Very Large Scale Intergration (VLSI) systems IEEE USA, vol. 11, No. 4, Aug. 2003, pp. 627-650, XP002428902; ISSN: 1063-8210; pp. 637-639; Fig 10.
Yuping Zhang et al: “Parallel Turbo Decoding” Circuists and Systems, 2004, ISCAS '04, Proceedings of the 2004 International Syposium on Vancouver, BC, Canada May 23-26, 2004, pp. 509-512, XP010720217; ISMB: 0-7803-8251-X; p. 510, right-hand column, pp. 511, Fig. 5.
International Search Report dated Jun. 20, 2007 for PCT Application Serial No. PCT/US2007/061244, 4 Pages.
Office Action mailed Dec. 21, 2009 for Korean Patent Application Serial No. 2008-7021060, 7 pages.
Jah-Ming Hsu and Chin-Liang Wang, “A Parallel Decoding Scheme for Turbo Codes”, 1998 IEEE, Downloaded on Dec. 22, 2009 at 23:24 from IEEE Xplore, 4 Pages.
Office Action dated Sep. 6, 2010 for European Patent Application Serial No. 07762476.5, 3 pages.
International Preliminary Report on Patentability for PCT Patent Application No. PCT/US2007/061244, dated Jul. 29, 2008, 18 pages.
Office Action dated Jun. 30, 2010 for Korean Patent Application Serial No. 2008-7021060, 7 pages.
Hsu Jah-Ming et al. ‘A Parallel Decoding Scheme For Turbo Codes’, '98 ISCAS, pp. 445-448 (May 31, 1998), 4 pages.
Chen Pei
Fernandez-Corbaton Ivan Jesus
Pinos Pont Jordi de los
Liu Shuwang
Qualcomm Incorporated
Timory Kabir A
Turocy & Watson LLP
LandOfFree
Map decoder with bidirectional sliding window architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Map decoder with bidirectional sliding window architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Map decoder with bidirectional sliding window architecture will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2625786