Metal working – Method of mechanical manufacture – Electrical device making
Patent
1991-07-01
1992-09-15
Eley, Timothy V.
Metal working
Method of mechanical manufacture
Electrical device making
29847, H05K 336
Patent
active
051466740
ABSTRACT:
Substrate layers with individual bumps and cavities are provided which can be manufactured and tested in parallel and then joined into a multilayer substrate. The method of manufacturing these layers, as contemplated by the present invention, includes initially forming a plurality of vias in a layer of electrically conductive material. Next, a dielectric material, is placed adjacent the layer of conductive material. Holes which are coaxial with the vias are then formed in the dielectric material. Electrically conductive material is then deposited within the vias, thereby forming a conductive stud. Additional electrically conductive material is then deposited, on the side of the dielectric opposite the conductive material to form a signal layer, as well projections of electrically conductive material extending from the studs. A continuous layer of dielectric material is then placed adjacent the side of the substrate opposite the projections. A portion of this layer, adjacent the stud, is then removed, thereby exposing the stud and forming a cavity. The substrate layers can then be joined to form a multilayer substrate module.
REFERENCES:
patent: 3436819 (1969-04-01), Lunine
patent: 3546775 (1970-12-01), Lalmond et al.
patent: 3606677 (1971-09-01), Ryan
patent: 3795047 (1974-03-01), Abolafia et al.
patent: 3890177 (1975-06-01), Pfahnl et al.
patent: 4074342 (1978-02-01), Honn et al.
patent: 4191789 (1980-03-01), Brown et al.
patent: 4285780 (1981-08-01), Schachter
patent: 4496793 (1985-01-01), Hanson et al.
patent: 4617730 (1986-10-01), Geldermans et al.
patent: 4622058 (1986-11-01), Leary-Renick et al.
patent: 4663840 (1987-05-01), Ubbens et al.
patent: 4683653 (1987-08-01), Iwasa
patent: 4685033 (1987-08-01), Inoue
patent: 4721831 (1988-01-01), Vora
patent: 4736521 (1988-04-01), Dohya
patent: 4882454 (1989-11-01), Peterson et al.
patent: 4908940 (1990-03-01), Amano et al.
patent: 4954458 (1990-09-01), Reid
patent: 4963697 (1990-10-01), Peterson et al.
patent: 4967314 (1990-10-01), Higgins, III
patent: 4991285 (1991-02-01), Shaheen et al.
K. Hermann, IBM Technical Disclosure Bulletin, Jan. 1969, Multilayer Laminates.
C. Lester et al., Fabrication . . . Lines, IBM Technical Disclosure Bulletin Mar. 1967.
IBM TDB "Multilayer Module", vol. 20, No. 12, May 1978, pp. 5172-5174.
Research Disclosure "Selective Connection of Circuit Elements in Multilayer Ceramic Structure", Oct. 89, No. 306.
Frankeny Richard F.
Hermann Karl
Imken Ronald L.
LaTorre Joseph
Eley Timothy V.
International Business Machines - Corporation
McBurney Mark E.
LandOfFree
Manufacturing process of a high density substrate design does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Manufacturing process of a high density substrate design, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Manufacturing process of a high density substrate design will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-729101