Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor – Including adhesive bonding step
Reexamination Certificate
2007-07-24
2007-07-24
Clark, S. V. (Department: 2823)
Semiconductor device manufacturing: process
Packaging or treatment of packaged semiconductor
Including adhesive bonding step
C438S654000
Reexamination Certificate
active
11169007
ABSTRACT:
After a first adhesive layer having high adhesion to a supporting base is locally formed, a second adhesive layer having low adhesion to the supporting base is formed all over the supporting base so as to cover the first adhesive layer. When a wiring structure is separated, a predetermined portion of the wiring structure where the first adhesive layer is formed is cut to thereby separate the integrated wiring structure and second adhesive layer from the first adhesive layer.
REFERENCES:
patent: 4933743 (1990-06-01), Thomas et al.
patent: 6300242 (2001-10-01), Ueda et al.
patent: 6975529 (2005-12-01), Yamanobe
patent: 2004/0061155 (2004-04-01), Yamanobe
patent: 2005/0104220 (2005-05-01), Tsuchiya et al.
patent: 2006/0203458 (2006-09-01), Geissinger et al.
Patent Abstracts of Japan, Publication No. 05029760 A, published on Feb. 5, 1993.
Patent Abstracts of Japan, Publication No. 2001009202 A, published on Jan. 16, 2001.
Patent Abstracts of Japan, Publication No. 2003309215 A, published on Oct. 31, 2003.
Clark S. V.
Fujitsu Limited
Westerman, Hattori, Daniels & Adrian , LLP.
LandOfFree
Manufacturing method of wiring substrate does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Manufacturing method of wiring substrate, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Manufacturing method of wiring substrate will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3779795