Active solid-state devices (e.g. – transistors – solid-state diode – Integrated circuit structure with electrically isolated... – Including dielectric isolation means
Reexamination Certificate
2006-10-03
2006-10-03
Jackson, Jerome (Department: 2815)
Active solid-state devices (e.g., transistors, solid-state diode
Integrated circuit structure with electrically isolated...
Including dielectric isolation means
C257S520000, C257S347000
Reexamination Certificate
active
07115964
ABSTRACT:
A manufacturing method for an SOI semiconductor device includes creating transistors and an element isolation region on a semiconductor layer in an SOI substrate. The method also includes covering the transistors and the element isolation region with a first insulation film. The method also includes creating a first opening section which penetrates the first insulation film, element isolation region and a buried oxide film to expose the support substrate. The method also includes creating a first source interconnect, first drain interconnect and first gate interconnect which are electrically connected to the transistors, on the second insulation film. The method also includes forming dummy interconnects which are connected with these interconnects, and are electrically connected with the support substrate via the first opening section, on the second insulation film. The method also includes disconnecting the dummy interconnects to electrically insulate the first source interconnect, first drain interconnect and first gate interconnect from the support substrate.
REFERENCES:
patent: 5663588 (1997-09-01), Suzuki et al.
patent: 5939755 (1999-08-01), Takeuchi et al.
patent: 6013542 (2000-01-01), Yamazaki et al.
patent: 6188122 (2001-02-01), Davari et al.
patent: 6552435 (2003-04-01), Noble
patent: 6642564 (2003-11-01), Ogawa et al.
patent: 6653221 (2003-11-01), Subramanian et al.
patent: 2001/0035578 (2001-11-01), Liang et al.
patent: 2004/0129977 (2004-07-01), Ohkubo et al.
patent: 08330250 (1996-12-01), None
Diaz José R.
Jackson Jerome
Oki Electric Industry Co. Ltd.
Rabin & Berdo P.C.
LandOfFree
Manufacturing method for SOI semiconductor device, and SOI... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Manufacturing method for SOI semiconductor device, and SOI..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Manufacturing method for SOI semiconductor device, and SOI... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3704845